A balanced High Voltage IGBT design with ultra dynamic ruggedness and area-efficient edge termination

Ze Chen, Katsumi Nakamura, A. Nishii, T. Terashima, T. Kawakami
{"title":"A balanced High Voltage IGBT design with ultra dynamic ruggedness and area-efficient edge termination","authors":"Ze Chen, Katsumi Nakamura, A. Nishii, T. Terashima, T. Kawakami","doi":"10.1109/ISPSD.2013.6694393","DOIUrl":null,"url":null,"abstract":"In this paper, a balanced High Voltage (HV) IGBT is presented. The proposed HV IGBT is composed of three technologies: Wide Cell Pitch CSTBTTM(III) for cell structure, Partial P collector utilizing LPT(II) buffer for vertical structure, and a novel area-efficient edge termination design. We called the above edge termination design “Linearly-narrowed Field Limiting Ring (LNFLR)”. The experiment results of a balanced 4500 V class IGBT show that the device maintains an excellent dynamic ruggedness with a 50% cut in edge termination width comparing to the conventional Field Limiting Ring (FLR) design. Moreover, optimizing fabrication process can further widen the process window for LNFLR dose.","PeriodicalId":175520,"journal":{"name":"2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2013.6694393","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

Abstract

In this paper, a balanced High Voltage (HV) IGBT is presented. The proposed HV IGBT is composed of three technologies: Wide Cell Pitch CSTBTTM(III) for cell structure, Partial P collector utilizing LPT(II) buffer for vertical structure, and a novel area-efficient edge termination design. We called the above edge termination design “Linearly-narrowed Field Limiting Ring (LNFLR)”. The experiment results of a balanced 4500 V class IGBT show that the device maintains an excellent dynamic ruggedness with a 50% cut in edge termination width comparing to the conventional Field Limiting Ring (FLR) design. Moreover, optimizing fabrication process can further widen the process window for LNFLR dose.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个平衡的高压IGBT设计,具有超动态的坚固性和面积高效的边缘终端
本文设计了一种平衡式高压IGBT。提出的HV IGBT由三种技术组成:用于单元结构的宽单元间距CSTBTTM(III),用于垂直结构的利用LPT(II)缓冲器的部分P集热器,以及一种新颖的面积高效边缘终端设计。我们将上述边缘终端设计称为“线性窄场限制环(LNFLR)”。4500v级平衡IGBT的实验结果表明,与传统的限域环(FLR)设计相比,该器件在边缘终端宽度减少50%的情况下保持了良好的动态坚固性。此外,优化制备工艺可以进一步拓宽LNFLR剂量的工艺窗口。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
JFET pinched bootstrap diode (JPBD) without substrate leakage current integration to 120V BCDMOS process Comparison of theoretical limits between superjunction and field plate structures A segmented gate driver IC for the reduction of IGBT collector current over-shoot at turn-on HB1340 ℄ Advanced 0.13um BCDMOS technology of complimentary LDMOS including fully isolated transistors Injection control technique for high speed switching with a double gate PNM-IGBT
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1