Yao-Hua Chen, Chia-Pin Chen, Pei-Wei Hsu, Chunfan Wei, Wei-Min Cheng, Hsun-Lun Huang, Tai-Yuan Cheng, Albert Y. P. Chen
{"title":"A novel multicore SDR architecture for smart vehicle systems","authors":"Yao-Hua Chen, Chia-Pin Chen, Pei-Wei Hsu, Chunfan Wei, Wei-Min Cheng, Hsun-Lun Huang, Tai-Yuan Cheng, Albert Y. P. Chen","doi":"10.1109/ITST.2012.6425181","DOIUrl":null,"url":null,"abstract":"A transceiver architecture with multi-core software-defined radio (SDR) technology is proposed for the physical layer inner processing of IEEE 802.11p in intelligent transportation systems (ITS). By localizing the data transmissions between the adjacent digital signal processors (DSP), concatenate memories and concatenate buses are introduced to ease the bandwidth requirement for the data communication among multicores. The proposed transceiver architecture is verified by the electronic system-level (ESL) virtual platform with two application-specific instruction-set processors (ASIP). The high level power estimation results are also provided in this paper. To enhance of the channel estimation and equalization performance of IEEE 802.11p, the capability of the proposed architecture with the decision feedback algorithm is analyzed.","PeriodicalId":143706,"journal":{"name":"2012 12th International Conference on ITS Telecommunications","volume":"82 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 12th International Conference on ITS Telecommunications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ITST.2012.6425181","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5
Abstract
A transceiver architecture with multi-core software-defined radio (SDR) technology is proposed for the physical layer inner processing of IEEE 802.11p in intelligent transportation systems (ITS). By localizing the data transmissions between the adjacent digital signal processors (DSP), concatenate memories and concatenate buses are introduced to ease the bandwidth requirement for the data communication among multicores. The proposed transceiver architecture is verified by the electronic system-level (ESL) virtual platform with two application-specific instruction-set processors (ASIP). The high level power estimation results are also provided in this paper. To enhance of the channel estimation and equalization performance of IEEE 802.11p, the capability of the proposed architecture with the decision feedback algorithm is analyzed.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
