Measurement and Comparison of Several Pass Transistor Logic Styles in a 350nm Technology

Andreas Rauchenecker, T. Ostermann
{"title":"Measurement and Comparison of Several Pass Transistor Logic Styles in a 350nm Technology","authors":"Andreas Rauchenecker, T. Ostermann","doi":"10.1109/AUSTROCHIP.2017.18","DOIUrl":null,"url":null,"abstract":"The performance of digital circuits can be improved by more efficient implementation. For certain circuits this can be done by using pass transistor logic. This paper compares pass transistor logic styles with the standard CMOS logic style. It will be shown that pass transistor logic is able to outperform the standard approach, not only by simulation but by measurements in silicon. Measurements have been executed over a temperature range from -40°C to 80°C and a supply voltage range from 2.7V to 3.6V. Simulation models are also verified through a comparison of the real measured data with simulation data.","PeriodicalId":415804,"journal":{"name":"2017 Austrochip Workshop on Microelectronics (Austrochip)","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Austrochip Workshop on Microelectronics (Austrochip)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AUSTROCHIP.2017.18","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The performance of digital circuits can be improved by more efficient implementation. For certain circuits this can be done by using pass transistor logic. This paper compares pass transistor logic styles with the standard CMOS logic style. It will be shown that pass transistor logic is able to outperform the standard approach, not only by simulation but by measurements in silicon. Measurements have been executed over a temperature range from -40°C to 80°C and a supply voltage range from 2.7V to 3.6V. Simulation models are also verified through a comparison of the real measured data with simulation data.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
350nm工艺中几种通型晶体管逻辑风格的测量与比较
通过更有效的实现,可以提高数字电路的性能。对于某些电路,这可以通过使用通管逻辑来完成。本文将通过晶体管的逻辑样式与标准CMOS逻辑样式进行了比较。它将显示,通过晶体管逻辑能够优于标准方法,不仅通过模拟,而且通过硅测量。测量已执行在温度范围从-40°C到80°C和电源电压范围从2.7V到3.6V。通过实测数据与仿真数据的对比,验证了仿真模型的正确性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Circuit Technique for Blocker-Induced Modulated Spur Cancellation in 4G LTE Carrier Aggregation Transceivers Measurement and Comparison of Several Pass Transistor Logic Styles in a 350nm Technology Receiver Chip in 0.6µm BiCMOS with AGC and LVDS Output Driver Using Python Tools to Assist Mixed-Signal ASIC Design and Verification Methodologies A Compact, Low Power and High Sensitivity E-Band Frequency Divider SiGe HBT MMIC
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1