{"title":"Motion estimation architecture for mpeg-4 part 9: reference hardware description","authors":"M. Sayed, T. Mohamed, Wael Badawy","doi":"10.1109/ICEEC.2004.1374480","DOIUrl":null,"url":null,"abstract":"This paper presents part of University of Calgary contribution in developing BO/IEC JTCl/SC29/WG Il/N5370 as part of the MPEG-4 Part 9: Reference Hardware Description. The main objective of that project is to design a System-on-Chip platform for MPEG-4 applications. The designed modules will be implemented on Annapolis Wildcard II. New motion estimation architecture is presented in this paper. This module replaces the motion estimation software module in the MPEG-4 encoder to assist the MPEG-4 software to achieve the required real-time constrains. The proposed architecture processes one CIF video pame in 8.712 ms using 93 MHz clock frequency. Therefore, it can process up to 114 CIF video frames per second. Index Terms Hardwarehoftware integration, Multimedia, MPEG-4. Motion Estimation.","PeriodicalId":180043,"journal":{"name":"International Conference on Electrical, Electronic and Computer Engineering, 2004. ICEEC '04.","volume":"417 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Electrical, Electronic and Computer Engineering, 2004. ICEEC '04.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEEC.2004.1374480","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
This paper presents part of University of Calgary contribution in developing BO/IEC JTCl/SC29/WG Il/N5370 as part of the MPEG-4 Part 9: Reference Hardware Description. The main objective of that project is to design a System-on-Chip platform for MPEG-4 applications. The designed modules will be implemented on Annapolis Wildcard II. New motion estimation architecture is presented in this paper. This module replaces the motion estimation software module in the MPEG-4 encoder to assist the MPEG-4 software to achieve the required real-time constrains. The proposed architecture processes one CIF video pame in 8.712 ms using 93 MHz clock frequency. Therefore, it can process up to 114 CIF video frames per second. Index Terms Hardwarehoftware integration, Multimedia, MPEG-4. Motion Estimation.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
