A high speed fully differential CMOS opamp

A. Younis, M. Hassoun
{"title":"A high speed fully differential CMOS opamp","authors":"A. Younis, M. Hassoun","doi":"10.1109/MWSCAS.2000.952872","DOIUrl":null,"url":null,"abstract":"A high-speed fully differential folded cascode operational amplifier is presented. The operational amplifier uses fully differential boosting amplifiers to increase the open loop gain of the opamp. The opamp has a CMFB circuit that is made of a switched capacitor circuit and a continuous time CMFB circuit. The boosting amplifiers have continuous time CMFBs. The opamp is designed in TSMC 0.25 u digital CMOS process with 2.5 V power supply and achieved a dc gain of 81 dB with a 680 MHz unity gain frequency and 30 mW power consumption.","PeriodicalId":437349,"journal":{"name":"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"22","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2000.952872","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 22

Abstract

A high-speed fully differential folded cascode operational amplifier is presented. The operational amplifier uses fully differential boosting amplifiers to increase the open loop gain of the opamp. The opamp has a CMFB circuit that is made of a switched capacitor circuit and a continuous time CMFB circuit. The boosting amplifiers have continuous time CMFBs. The opamp is designed in TSMC 0.25 u digital CMOS process with 2.5 V power supply and achieved a dc gain of 81 dB with a 680 MHz unity gain frequency and 30 mW power consumption.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高速全差分CMOS运算放大器
提出了一种高速全差分折叠级联码运算放大器。运算放大器采用全差分升压放大器来增加运放的开环增益。该运放具有由开关电容电路和连续时间CMFB电路组成的CMFB电路。升压放大器具有连续时间cmfb。该放大器采用台积电0.25 u数字CMOS工艺设计,电源为2.5 V,直流增益为81 dB,单位增益频率为680 MHz,功耗为30 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A high speed 3.3V current mode CMOS comparators with 10-b resolution Constraints implementation for IQML and MODE direction-of-arrival estimators A fast electric load forecasting using neural networks Noise reduction in speech signals using a TMS320C31 digital signal processor A high-frequency high-Q CMOS active inductor with DC bias control
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1