Bias-Controlled Tunnel-Pair Logic Circuits

W. Carr, A. Milnes
{"title":"Bias-Controlled Tunnel-Pair Logic Circuits","authors":"W. Carr, A. Milnes","doi":"10.1109/TEC.1962.5219462","DOIUrl":null,"url":null,"abstract":"A three-terminal network consisting of two matched tunnel diodes and a fixed resistor is introduced as a basic element for performing peak threshold summation logic. The characteristic between two terminals resembles a tunnel diode curve where application of a signal or bias current to the third terminal causes reduction of the observed peak current. Decrease of this peak current below a fixed load line allows switching from the low- to the high-voltage state for logic-function circuit operation. Such bias-controlled tunnel pairs are shown to be unilateral to a considerable extent (30 db). This is advantageous in logic networks since it allows directional flow of information without the provision of multiphase power supplies or backward diodes, as needed in conventional tunnel diode logic circuits to eliminate back-switching. Circuits are described based on this principle, consisting entirely of tunnel junctions and resistors, for performing OR, MAJORITY, AND and NOR logic. Generalized design equations for circuits with a fan-in of M and a fan-out of N are derived. Test circuits based upon the generalized equations with a fan-in of 9 and a fan-out of 5 were found to operate over a temperature range from ?70° to +60°C. A sample switching speed measurement for an OR gate using 1-ma tunnel diodes and a normal degree of drive showed a 7.5-nsec rise time which was triple that observed with a single tunnel diode under similar conditions.","PeriodicalId":177496,"journal":{"name":"IRE Trans. Electron. Comput.","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1962-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IRE Trans. Electron. Comput.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEC.1962.5219462","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A three-terminal network consisting of two matched tunnel diodes and a fixed resistor is introduced as a basic element for performing peak threshold summation logic. The characteristic between two terminals resembles a tunnel diode curve where application of a signal or bias current to the third terminal causes reduction of the observed peak current. Decrease of this peak current below a fixed load line allows switching from the low- to the high-voltage state for logic-function circuit operation. Such bias-controlled tunnel pairs are shown to be unilateral to a considerable extent (30 db). This is advantageous in logic networks since it allows directional flow of information without the provision of multiphase power supplies or backward diodes, as needed in conventional tunnel diode logic circuits to eliminate back-switching. Circuits are described based on this principle, consisting entirely of tunnel junctions and resistors, for performing OR, MAJORITY, AND and NOR logic. Generalized design equations for circuits with a fan-in of M and a fan-out of N are derived. Test circuits based upon the generalized equations with a fan-in of 9 and a fan-out of 5 were found to operate over a temperature range from ?70° to +60°C. A sample switching speed measurement for an OR gate using 1-ma tunnel diodes and a normal degree of drive showed a 7.5-nsec rise time which was triple that observed with a single tunnel diode under similar conditions.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
偏置控制的隧道对逻辑电路
介绍了一个由两个匹配的隧道二极管和一个固定电阻组成的三端网络,作为执行峰值阈值求和逻辑的基本元件。两个终端之间的特性类似于隧道二极管曲线,其中向第三终端施加信号或偏置电流导致观察到的峰值电流降低。当峰值电流低于固定负载线时,逻辑功能电路就可以从低压状态切换到高压状态。这种偏压控制的隧道对在相当大的程度上是单侧的(30db)。这在逻辑网络中是有利的,因为它允许信息定向流动,而不需要提供多相电源或反向二极管,正如传统隧道二极管逻辑电路中需要的那样,以消除反向开关。电路描述基于这一原理,完全由隧道结和电阻组成,用于执行OR, MAJORITY, and和NOR逻辑。导出了扇入为M、扇出为N的电路的一般设计方程。基于风扇输入为9,风扇输出为5的广义方程的测试电路被发现在- 70°到+60°C的温度范围内工作。使用1毫安隧道二极管和正常驱动度测量OR门的开关速度,显示出7.5秒的上升时间,这是在类似条件下使用单个隧道二极管观察到的三倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Electronic Generator of Random Numbers Real-Time Computation and Recursive Functions Not Real-Time Computable A Transistor Flip-Flop Full Binary Adder Bias-Controlled Tunnel-Pair Logic Circuits Analog-To-Digital Converter Utilizing an Esaki Diode Stack
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1