Preventing Scan Attack through Test Response Encryption

Satyadev Ahlawat, Jaynarayan T. Tudu, M. Gaur, M. Fujita, Virendra Singh
{"title":"Preventing Scan Attack through Test Response Encryption","authors":"Satyadev Ahlawat, Jaynarayan T. Tudu, M. Gaur, M. Fujita, Virendra Singh","doi":"10.1109/DFT.2019.8875355","DOIUrl":null,"url":null,"abstract":"The strategies for breaking a cipher has been shifting towards side channel attacks which exploit the run-time physical attributes of cryptographic chips. Among the many such attacks, the scan-based attack has become a convenient approach for attackers to extract the secret information. As reported in academic research, the scan-based side-channel attacks have been successfully mounted on Advanced Encryption Standard (AES) crypto chips. On the other hand, the scan design-for-test (DfT) has become a mandatory practice for almost all the modern designs for the test, debug, and diagnosis. Therefore, the development of a secure scan test technique is very much needed, which can effectively countermeasure the scan attacks on cryptographic chips. In this paper, we propose a new countermeasure against scan attacks on AES crypto chips. The proposed countermeasure is based on the principle of test response encryption. The scan chain content can be scanned out only in encrypted form and hence cannot be analysed by an unauthorised user. The proposed countermeasure thwarts all the known scan attacks on scan design without compromising on its test capabilities. Moreover, the extra circuitry used for test response encryption is used during mission mode to achieve 2X throughput compared with the conventional iterative AES architecture.","PeriodicalId":415648,"journal":{"name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2019.8875355","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

The strategies for breaking a cipher has been shifting towards side channel attacks which exploit the run-time physical attributes of cryptographic chips. Among the many such attacks, the scan-based attack has become a convenient approach for attackers to extract the secret information. As reported in academic research, the scan-based side-channel attacks have been successfully mounted on Advanced Encryption Standard (AES) crypto chips. On the other hand, the scan design-for-test (DfT) has become a mandatory practice for almost all the modern designs for the test, debug, and diagnosis. Therefore, the development of a secure scan test technique is very much needed, which can effectively countermeasure the scan attacks on cryptographic chips. In this paper, we propose a new countermeasure against scan attacks on AES crypto chips. The proposed countermeasure is based on the principle of test response encryption. The scan chain content can be scanned out only in encrypted form and hence cannot be analysed by an unauthorised user. The proposed countermeasure thwarts all the known scan attacks on scan design without compromising on its test capabilities. Moreover, the extra circuitry used for test response encryption is used during mission mode to achieve 2X throughput compared with the conventional iterative AES architecture.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过测试响应加密防止扫描攻击
破解密码的策略已经转向利用加密芯片运行时物理属性的侧信道攻击。在众多的攻击中,基于扫描的攻击已经成为攻击者提取机密信息的一种方便方法。据学术研究报道,基于扫描的侧信道攻击已经成功地安装在高级加密标准(AES)加密芯片上。另一方面,扫描测试设计(DfT)已成为几乎所有现代测试、调试和诊断设计的强制性实践。因此,迫切需要开发一种安全的扫描测试技术,以有效地对抗针对加密芯片的扫描攻击。本文提出了一种针对AES加密芯片扫描攻击的新对策。该对策基于测试响应加密原理。扫描链内容只能以加密形式扫描出来,因此未经授权的用户无法分析。该方法在不影响扫描设计测试性能的前提下,有效地挫败了所有已知的扫描攻击。此外,在任务模式中使用用于测试响应加密的额外电路,与传统迭代AES架构相比,实现了2倍的吞吐量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Rebooting Computing: The Challenges for Test and Reliability A Comprehensive Evaluation of the Effects of Input Data on the Resilience of GPU Applications On the Criticality of Caches in Fault-Tolerant Processors for Space On-line Testing for Autonomous Systems driven by RISC-V Processor Design Verification Understanding of GPU Architectural Vulnerability for Deep Learning Workloads
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1