Physical Design Automation Challenges for 3D ICs

S. Sapatnekar
{"title":"Physical Design Automation Challenges for 3D ICs","authors":"S. Sapatnekar","doi":"10.1109/ICICDT.2006.220820","DOIUrl":null,"url":null,"abstract":"Recent advances in process technology have brought forth several options that have brought three-dimensional (3D) circuits within the realm of the possible and probable. This new design paradigm requires a major change in design methodologies, and an optimal 3D design looks very different from an optimal 2D design. Since the move from conventional 2D to 3D is inherently a topological change, it stands to reason that a number of 3D-specific problems lie in the domain of physical design. This paper addresses challenges related to physical design for 3D integrated circuits","PeriodicalId":447050,"journal":{"name":"2006 IEEE International Conference on IC Design and Technology","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on IC Design and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2006.220820","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

Recent advances in process technology have brought forth several options that have brought three-dimensional (3D) circuits within the realm of the possible and probable. This new design paradigm requires a major change in design methodologies, and an optimal 3D design looks very different from an optimal 2D design. Since the move from conventional 2D to 3D is inherently a topological change, it stands to reason that a number of 3D-specific problems lie in the domain of physical design. This paper addresses challenges related to physical design for 3D integrated circuits
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
3D集成电路的物理设计自动化挑战
最近工艺技术的进步带来了几种选择,使三维(3D)电路成为可能。这种新的设计范式需要在设计方法上做出重大改变,而最佳3D设计看起来与最佳2D设计非常不同。由于从传统2D到3D的转变本质上是一种拓扑变化,因此有理由认为许多3D特定问题存在于物理设计领域。本文解决了与三维集成电路物理设计相关的挑战
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Robust 45nm porous low-k process integration with well-controlled plasma process damage and moisture uptake A Novel DCVS Tree Reduction Algorithm Discrete Dopant Fluctuation in Limited-Width FinFETs for VLSI Circuit Application: A Theoretical Study Physical Design Automation Challenges for 3D ICs Modified Force-Directed Scheduling for Peak and Average Power Optimization using Multiple Supply-Voltages
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1