High-Performance Wideband 0.25 μm GaAs pHEMT 6-Bit Digital Phase Shifter Design for C-Band Phased Array Applications

Orkun Altay Genç, Adnan Gündel, M. B. Yelten
{"title":"High-Performance Wideband 0.25 μm GaAs pHEMT 6-Bit Digital Phase Shifter Design for C-Band Phased Array Applications","authors":"Orkun Altay Genç, Adnan Gündel, M. B. Yelten","doi":"10.1109/SMACD58065.2023.10192146","DOIUrl":null,"url":null,"abstract":"In this paper, a 6-bit digital phase shifter design is introduced for C-band phased array applications, which presents a high performance in a wide bandwidth between 4 GHz and 6 GHz. The design is performed using the process design kit for 0.25 μm Gallium Arsenide pHEMT applications by WinSemi foundry. For each bit, the optimal design topology is selected and revised with enhancements so that the phase shifter attains a phase shift response, high input/output return loss, and low insertion loss characteristics in a comparatively compact form. The step size for the digital phase shifter is 5.625° with a phase error of 2.8125° in each bit design, tracking the whole 360°. The overall input and output return losses are greater than 10 dB, and the insertion loss of the component is lower than 5.8 dB over the 4–6 GHz bandwidth. This successful performance is achieved within a chip area of only 2200 μm to 2200 μm. Embedded switch all-pass networks and switched high-pass/low-pass network topologies are employed and controlled in parallel within the design. Each bit topology, along with the element values, is optimized and validated for the best performance.","PeriodicalId":239306,"journal":{"name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-07-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMACD58065.2023.10192146","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, a 6-bit digital phase shifter design is introduced for C-band phased array applications, which presents a high performance in a wide bandwidth between 4 GHz and 6 GHz. The design is performed using the process design kit for 0.25 μm Gallium Arsenide pHEMT applications by WinSemi foundry. For each bit, the optimal design topology is selected and revised with enhancements so that the phase shifter attains a phase shift response, high input/output return loss, and low insertion loss characteristics in a comparatively compact form. The step size for the digital phase shifter is 5.625° with a phase error of 2.8125° in each bit design, tracking the whole 360°. The overall input and output return losses are greater than 10 dB, and the insertion loss of the component is lower than 5.8 dB over the 4–6 GHz bandwidth. This successful performance is achieved within a chip area of only 2200 μm to 2200 μm. Embedded switch all-pass networks and switched high-pass/low-pass network topologies are employed and controlled in parallel within the design. Each bit topology, along with the element values, is optimized and validated for the best performance.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于c波段相控阵应用的高性能宽带0.25 μm GaAs pHEMT 6位数字移相器设计
本文介绍了一种适用于c波段相控阵的6位数字移相器设计,该移相器在4 GHz ~ 6 GHz宽带范围内具有较高的性能。该设计是使用WinSemi的0.25 μm砷化镓pHEMT工艺设计套件进行的。对于每个位,选择最佳设计拓扑并进行改进,使移相器以相对紧凑的形式获得相移响应、高输入/输出回波损耗和低插入损耗特性。数字移相器的步长为5.625°,每个位的相位误差为2.8125°,跟踪整个360°。在4 ~ 6ghz带宽范围内,器件的整体输入输出回波损耗大于10db,插入损耗小于5.8 dB。该性能仅在2200 μm ~ 2200 μm的芯片面积内实现。嵌入式交换机全通网络和交换高通/低通网络拓扑在设计中被并行使用和控制。每个位拓扑以及元素值都经过优化和验证,以获得最佳性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
PyXEL: Exploring Bitstream Analysis to Assess and Enhance the Robustness of Designs on FPGAs A Simplified Variability-Aware VCM Memristor Model for Efficient Circuit Simulation SMACD 2023 Cover Page Design considerations for a CMOS 65-nm RTN-based PUF Design of Low Power & Low Noise On-Chip BioAmplifier in Cooperation with Analog IC Synthesis at 130nm Skywater Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1