A 1.5 GBaud/sec Serial Link Monolithic Chip Set

B. Lai, R. Walker, C. Stout, Jieh-Tsorng Wu
{"title":"A 1.5 GBaud/sec Serial Link Monolithic Chip Set","authors":"B. Lai, R. Walker, C. Stout, Jieh-Tsorng Wu","doi":"10.1109/EUMA.1992.335690","DOIUrl":null,"url":null,"abstract":"A 1.5 GBaud/s serial data link comprised of a 2-chip set capable of transporting up to 21 parallel bits was successfully fabricated using a 25 GHz peak ft silicon bipolar process. This link features a new encoding scheme which allows DC balance in the serial stream, as well as an internally generated clock which phase locks to the user's clock at the transmitter, and full clock recovery and data retiming at the receiver. In addition, a controller integrated with the link handles handshaking at start up for full duplex operation.","PeriodicalId":317106,"journal":{"name":"1992 22nd European Microwave Conference","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1992 22nd European Microwave Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EUMA.1992.335690","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A 1.5 GBaud/s serial data link comprised of a 2-chip set capable of transporting up to 21 parallel bits was successfully fabricated using a 25 GHz peak ft silicon bipolar process. This link features a new encoding scheme which allows DC balance in the serial stream, as well as an internally generated clock which phase locks to the user's clock at the transmitter, and full clock recovery and data retiming at the receiver. In addition, a controller integrated with the link handles handshaking at start up for full duplex operation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个1.5 GBaud/sec串行链路单片芯片组
采用峰值波长为25 GHz的硅双极工艺,成功地制造了一个由2个芯片组成的1.5 GBaud/s串行数据链路,该数据链路能够传输多达21个并行位。该链路采用了一种新的编码方案,该方案允许串行流中的DC平衡,以及内部生成的时钟,该时钟在发送端锁定用户时钟,并在接收端完全恢复时钟和数据重定时。此外,与链路集成的控制器在启动时处理握手,以进行全双工操作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fundamental Characteristics of a Slot-Coupled Microstrip Antenna using High Permittivity Feed Substrate CAL and CAD Software for Microwave Education, Engineering and Related Applications A 30 GHz, HEMT, Active Antenna Structure in MMIC Technology Overview of Japanese Propagation Studies for Future Satellite Communications A New Transition from Microstrip Line to Rectangular Waveguide
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1