Logic simulation on the MARS multicomputer

P. Agrawal, Chong Hoc Hao, M. Remillard
{"title":"Logic simulation on the MARS multicomputer","authors":"P. Agrawal, Chong Hoc Hao, M. Remillard","doi":"10.1002/J.1538-7305.1991.TB00495.X","DOIUrl":null,"url":null,"abstract":"Design verification of large VLSI (very-large-scale integration) circuits accounts for a sizable part of design time. Simulators verify the design at various levels of abstraction. A fast and accurate simulator enables the designer to introduce a higher quality product into the marketplace early. This paper describes a logic simulator implemented using the MARS (Microprogrammable Accelerator for Rapid Simulations) multicomputer. The logic simulator, AGSIM (Accelerated Good Circuit Simulator), has been integrated into the production CAD (computer-aided design) system at AT&T Bell Laboratories. To date, more than 200 application-specific integrated circuits (ASICs) of varying complexity have been simulated with MARS. This paper presents the relevant features of the MARS architecture, and the details of the logic simulator. We present the results on 10 VLSI ASIC simulations to show its increased performance over the existing software simulator, GSIM (Good Circuit Simulator), while maintaining the same accuracy. The MARS project started with accelerated logic simulation as the primary application. However, the programmable nature of the accelerator has made several other applications possible.","PeriodicalId":170077,"journal":{"name":"AT&T Technical Journal","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-01-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"AT&T Technical Journal","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1002/J.1538-7305.1991.TB00495.X","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Design verification of large VLSI (very-large-scale integration) circuits accounts for a sizable part of design time. Simulators verify the design at various levels of abstraction. A fast and accurate simulator enables the designer to introduce a higher quality product into the marketplace early. This paper describes a logic simulator implemented using the MARS (Microprogrammable Accelerator for Rapid Simulations) multicomputer. The logic simulator, AGSIM (Accelerated Good Circuit Simulator), has been integrated into the production CAD (computer-aided design) system at AT&T Bell Laboratories. To date, more than 200 application-specific integrated circuits (ASICs) of varying complexity have been simulated with MARS. This paper presents the relevant features of the MARS architecture, and the details of the logic simulator. We present the results on 10 VLSI ASIC simulations to show its increased performance over the existing software simulator, GSIM (Good Circuit Simulator), while maintaining the same accuracy. The MARS project started with accelerated logic simulation as the primary application. However, the programmable nature of the accelerator has made several other applications possible.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
MARS多机逻辑仿真
大型VLSI(超大规模集成电路)电路的设计验证占设计时间的相当一部分。模拟器在不同的抽象层次上验证设计。一个快速和准确的模拟器使设计人员能够尽早向市场推出更高质量的产品。本文介绍了一种利用MARS (Microprogrammable Accelerator for Rapid Simulations)多计算机实现的逻辑模拟器。逻辑模拟器AGSIM(加速良好电路模拟器)已经集成到AT&T贝尔实验室的生产CAD(计算机辅助设计)系统中。迄今为止,已有超过200种不同复杂性的专用集成电路(asic)被MARS模拟。本文介绍了MARS体系结构的相关特点,以及逻辑模拟器的详细设计。我们展示了10个VLSI ASIC模拟的结果,以显示其比现有软件模拟器GSIM (Good Circuit simulator)的性能有所提高,同时保持相同的精度。MARS项目以加速逻辑仿真作为主要应用开始。然而,加速器的可编程特性使其他几个应用成为可能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Acronyms and abbreviations World-class hardware and transmission design Service creation technologies for the intelligent network International applications of AT&T's intelligent network platforms ISHMAEL: An integrated software/hardware maintenance and evolution environment
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1