EvoCaches: Application-specific Adaptation of Cache Mappings

Paul Kaufmann, Christian Plessl, M. Platzner
{"title":"EvoCaches: Application-specific Adaptation of Cache Mappings","authors":"Paul Kaufmann, Christian Plessl, M. Platzner","doi":"10.1109/AHS.2009.26","DOIUrl":null,"url":null,"abstract":"In this work we present EvoCache, a novel approach for implementing application-specific caches. The key innovation of EvoCache is to make the function that maps memory addresses from the CPU address space to cache indices programmable. We support arbitrary Boolean mapping functions that are implemented within a small reconfigurable logic fabric. For finding suitable cache mapping functions we rely on techniques from the evolvable hardware domain and utilize an evolutionary optimization procedure. We evaluate the use of EvoCache in an embedded processor for two specific applications (JPEG and BZIP2 compression) with respect to execution time, cache miss rate and energy consumption. We show that the evolvable hardware approach for optimizing the cache functions not only significantly improves the cache performance for the training data used during optimization, but that the evolved mapping functions generalize very well. Compared to a conventional cache architecture, EvoCache applied to test data achieves a reduction in execution time of up to 14.31% for JPEG (10.98% for BZIP2), and in energy consumption by 16.43% for JPEG (10.70% for BZIP2). We also discuss the integration of EvoCache into the operating system and show that the area and delay overheads introduced by EvoCache are acceptable.","PeriodicalId":318989,"journal":{"name":"2009 NASA/ESA Conference on Adaptive Hardware and Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-07-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"24","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 NASA/ESA Conference on Adaptive Hardware and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AHS.2009.26","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 24

Abstract

In this work we present EvoCache, a novel approach for implementing application-specific caches. The key innovation of EvoCache is to make the function that maps memory addresses from the CPU address space to cache indices programmable. We support arbitrary Boolean mapping functions that are implemented within a small reconfigurable logic fabric. For finding suitable cache mapping functions we rely on techniques from the evolvable hardware domain and utilize an evolutionary optimization procedure. We evaluate the use of EvoCache in an embedded processor for two specific applications (JPEG and BZIP2 compression) with respect to execution time, cache miss rate and energy consumption. We show that the evolvable hardware approach for optimizing the cache functions not only significantly improves the cache performance for the training data used during optimization, but that the evolved mapping functions generalize very well. Compared to a conventional cache architecture, EvoCache applied to test data achieves a reduction in execution time of up to 14.31% for JPEG (10.98% for BZIP2), and in energy consumption by 16.43% for JPEG (10.70% for BZIP2). We also discuss the integration of EvoCache into the operating system and show that the area and delay overheads introduced by EvoCache are acceptable.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
EvoCaches:特定于应用程序的缓存映射适配
在这项工作中,我们提出了EvoCache,一种实现特定应用程序缓存的新方法。EvoCache的关键创新是使从CPU地址空间映射内存地址到缓存索引的功能可编程。我们支持在一个小的可重构逻辑结构中实现的任意布尔映射函数。为了找到合适的缓存映射函数,我们依赖于可进化硬件领域的技术,并利用进化优化过程。我们评估了EvoCache在嵌入式处理器中用于两种特定应用(JPEG和BZIP2压缩)的执行时间、缓存丢失率和能耗。我们证明了可进化的硬件方法优化缓存函数不仅显著提高了优化过程中使用的训练数据的缓存性能,而且进化的映射函数具有很好的泛化性。与传统的缓存架构相比,EvoCache应用于测试数据,JPEG的执行时间最多减少14.31% (BZIP2减少10.98%),JPEG的能耗减少16.43% (BZIP2减少10.70%)。我们还讨论了将EvoCache集成到操作系统中,并表明EvoCache引入的面积和延迟开销是可以接受的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Dynamically Adapted Low-Energy Fault Tolerant Processors Partial Bitstream 2-D Core Relocation for Reconfigurable Architectures Automated Wire Antennas Design using Dynamic Dominance Evolutionary Algorithm Adaptive Hardware Real-Time Task Scheduler of Multi-Core ATPA Environment Evolutionary Algorithms in Unreliable Memory
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1