A design of 500MHz 10-read 6-write register file

Yu Qian, Wang Dong-hui, Zhang Tie-jun, Hou Chao-huan
{"title":"A design of 500MHz 10-read 6-write register file","authors":"Yu Qian, Wang Dong-hui, Zhang Tie-jun, Hou Chao-huan","doi":"10.1109/ICASIC.2005.1611301","DOIUrl":null,"url":null,"abstract":"Register file is needed to work in high speed for high performance superscalar processors to execute multiple parallel instructions. A 10-read 6-write write-through register file, customized in 1.8V 0.18mum CMOS technology, is introduced here, every port of which can be accessed individually. It comprises two arrays of modified 16-port memory cells, some low-power SCL decoders and a local clock generator, which is designed to enhance the range of working frequency. The results of the function verification and the performance analysis show that the register file can work in 500MHz with 46mW power consumption. The macro block's area is 0.19mm. It can meet the requirements of both high performance processors and embedded ones","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 6th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2005.1611301","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Register file is needed to work in high speed for high performance superscalar processors to execute multiple parallel instructions. A 10-read 6-write write-through register file, customized in 1.8V 0.18mum CMOS technology, is introduced here, every port of which can be accessed individually. It comprises two arrays of modified 16-port memory cells, some low-power SCL decoders and a local clock generator, which is designed to enhance the range of working frequency. The results of the function verification and the performance analysis show that the register file can work in 500MHz with 46mW power consumption. The macro block's area is 0.19mm. It can meet the requirements of both high performance processors and embedded ones
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种500MHz 10读6写寄存器文件的设计
高性能超标量处理器在高速运行时需要寄存器文件来执行多个并行指令。本文介绍了一种采用1.8V 0.18mum CMOS技术定制的10读6写透写寄存器文件,每个端口都可以单独访问。它由两个改良的16端口存储单元阵列、一些低功耗SCL解码器和一个本地时钟发生器组成,旨在提高工作频率的范围。功能验证和性能分析结果表明,该寄存器文件可以在500MHz频率下工作,功耗为46mW。宏观块的面积为0.19mm。它可以满足高性能处理器和嵌入式处理器的要求
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A CMOS continuous-time Gm-C filter and programmable gain amplifier for WPAN receivers A VLSI architecture for motion compensation interpolation in H.264/AVC Transition traversal coverage estimation for symbolic model checking Power reduction in high-speed inter-chip data communications An optimization of VLSI architecture for DFE used in Ethernet
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1