Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations

Hela Guesmi, Belgacem Ben Hedia, M. Jan, S. Bliudze, S. Bensalem
{"title":"Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations","authors":"Hela Guesmi, Belgacem Ben Hedia, M. Jan, S. Bliudze, S. Bensalem","doi":"10.1109/RTAS.2016.7461354","DOIUrl":null,"url":null,"abstract":"Developing embedded real-time systems based on the TT paradigm is a challenging task due to the increasing complexity of such systems and the necessity to manage, already in the programming model, the fine-grained temporal constraints and the low-level communication primitives imposed by the temporal firewall abstraction. In embedded systems, high-level component-based design approaches have been proposed in order to allow specification and design of complex real-time systems. However, their final implementations mostly rely on the generation of code for generic execution platforms. On the other hand, a variety of Real-Time Operating System (RTOS), in particular when based on the Time-Triggered (TT) paradigm, guarantee the temporal and behavioural determinism of the executed software. However, these TT-based RTOS do not provide high-level design frameworks enabling the scalable design of complex safety-critical real-time systems. The goal of our work is to couple a high-level component-based design approach based on the RT-BIP (Real-Time Behaviour-Interaction-Priority) framework with a safety-oriented real-time execution platform, implementing the TT approach. Thus, we combine their complementary advantages, by deriving correct-by-construction TT implementations from high-level componentised models. To this end, we propose an automatic transformation process from RT-BIP models into applications for the target platform based on the TT execution model. The process consists in a two-step transformation. The first step transforms a generic RT-BIP model into a restricted one, which lends itself well to an implementation based on TT communication primitives. This step was presented in previous work. The second step, which is the subject of this paper, transforms the resulting model into the TT implementation provided by the PharOS RTOS. We identify the key difficulties in defining this transformation, propose solutions to address these difficulties and study how this transformation can be proven to be semantics-preserving. This transformation is already partially implemented.","PeriodicalId":338179,"journal":{"name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","volume":"110 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RTAS.2016.7461354","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Developing embedded real-time systems based on the TT paradigm is a challenging task due to the increasing complexity of such systems and the necessity to manage, already in the programming model, the fine-grained temporal constraints and the low-level communication primitives imposed by the temporal firewall abstraction. In embedded systems, high-level component-based design approaches have been proposed in order to allow specification and design of complex real-time systems. However, their final implementations mostly rely on the generation of code for generic execution platforms. On the other hand, a variety of Real-Time Operating System (RTOS), in particular when based on the Time-Triggered (TT) paradigm, guarantee the temporal and behavioural determinism of the executed software. However, these TT-based RTOS do not provide high-level design frameworks enabling the scalable design of complex safety-critical real-time systems. The goal of our work is to couple a high-level component-based design approach based on the RT-BIP (Real-Time Behaviour-Interaction-Priority) framework with a safety-oriented real-time execution platform, implementing the TT approach. Thus, we combine their complementary advantages, by deriving correct-by-construction TT implementations from high-level componentised models. To this end, we propose an automatic transformation process from RT-BIP models into applications for the target platform based on the TT execution model. The process consists in a two-step transformation. The first step transforms a generic RT-BIP model into a restricted one, which lends itself well to an implementation based on TT communication primitives. This step was presented in previous work. The second step, which is the subject of this paper, transforms the resulting model into the TT implementation provided by the PharOS RTOS. We identify the key difficulties in defining this transformation, propose solutions to address these difficulties and study how this transformation can be proven to be semantics-preserving. This transformation is already partially implemented.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
海报摘要:走向正确的转换:从高级模型到时间触发实现
开发基于TT范式的嵌入式实时系统是一项具有挑战性的任务,因为此类系统的复杂性日益增加,并且需要在编程模型中管理细粒度的时间约束和由时间防火墙抽象施加的低级通信原语。在嵌入式系统中,为了允许对复杂的实时系统进行规范和设计,提出了基于高级组件的设计方法。然而,它们的最终实现主要依赖于为通用执行平台生成代码。另一方面,各种实时操作系统(RTOS),特别是基于时间触发(TT)范式的实时操作系统,保证了所执行软件的时间和行为确定性。然而,这些基于tt的实时操作系统并没有提供高级设计框架来支持复杂的安全关键型实时系统的可扩展设计。我们的工作目标是将基于RT-BIP(实时行为-交互-优先级)框架的高级组件设计方法与面向安全的实时执行平台结合起来,实现TT方法。因此,我们通过从高级组件化模型中派生构造正确的TT实现,将它们的互补优势结合起来。为此,我们提出了一个基于TT执行模型的RT-BIP模型到目标平台应用程序的自动转换过程。该过程包括两个步骤的转换。第一步将一般的RT-BIP模型转换为受限制的模型,该模型非常适合基于TT通信原语的实现。这一步在以前的工作中已经提出了。第二步是本文的主题,将得到的模型转换为PharOS RTOS提供的TT实现。我们确定了定义这种转换的关键困难,提出了解决这些困难的解决方案,并研究了如何证明这种转换是保持语义的。这个转换已经部分实现了。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Trading Cores for Memory Bandwidth in Real-Time Systems A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities Poster Abstract: Scheduling Multi-Threaded Tasks to Reduce Intra-Task Cache Contention Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core TaskShuffler: A Schedule Randomization Protocol for Obfuscation against Timing Inference Attacks in Real-Time Systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1