FlashBench: A workbench for a rapid development of flash-based storage devices

Sungjin Lee, Jisung Park, Jihong Kim
{"title":"FlashBench: A workbench for a rapid development of flash-based storage devices","authors":"Sungjin Lee, Jisung Park, Jihong Kim","doi":"10.1109/RSP.2012.6380706","DOIUrl":null,"url":null,"abstract":"As the cell size of NAND flash memory is shrinking, its physical characteristics such as performance and lifetime are significantly degraded. As effective solutions of overcoming such poor physical characteristics, more cross-layer system-level approaches (such as compression and deduplication techniques) are expected to be developed. These system-level techniques typically employ intelligent software algorithms supported by specialized hardware accelerators. Using hardware accelerators combined with sophisticated software algorithms greatly increases the design complexity of flash-based storage devices. However, existing storage design environments are not adequate enough to handle this increased design complexity in a timely and efficient manner. To address this new challenge, we propose a novel storage development environment, called FlashBench, that helps developers to build high-complexity storage solutions quickly. FlashBench is designed to provide a generic framework for the rapid development and validation of storage software/hardware algorithms by supporting multi-level design environments, specifically optimized for seamless hardware/software cross-layer integrations. Our case study demonstrates that FlashBench enables developers to implement high-complexity flash devices with specialized optimization functions in a shorter development time over traditional design environments.","PeriodicalId":112288,"journal":{"name":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RSP.2012.6380706","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

As the cell size of NAND flash memory is shrinking, its physical characteristics such as performance and lifetime are significantly degraded. As effective solutions of overcoming such poor physical characteristics, more cross-layer system-level approaches (such as compression and deduplication techniques) are expected to be developed. These system-level techniques typically employ intelligent software algorithms supported by specialized hardware accelerators. Using hardware accelerators combined with sophisticated software algorithms greatly increases the design complexity of flash-based storage devices. However, existing storage design environments are not adequate enough to handle this increased design complexity in a timely and efficient manner. To address this new challenge, we propose a novel storage development environment, called FlashBench, that helps developers to build high-complexity storage solutions quickly. FlashBench is designed to provide a generic framework for the rapid development and validation of storage software/hardware algorithms by supporting multi-level design environments, specifically optimized for seamless hardware/software cross-layer integrations. Our case study demonstrates that FlashBench enables developers to implement high-complexity flash devices with specialized optimization functions in a shorter development time over traditional design environments.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
FlashBench:用于快速开发基于闪存的存储设备的工作台
随着NAND闪存单元尺寸的不断缩小,其性能和寿命等物理特性显著降低。作为克服这种不良物理特性的有效解决方案,预计将开发更多的跨层系统级方法(如压缩和重复数据删除技术)。这些系统级技术通常采用由专用硬件加速器支持的智能软件算法。使用硬件加速器与复杂的软件算法相结合,大大增加了基于闪存的存储设备的设计复杂性。然而,现有的存储设计环境不足以及时有效地处理这种增加的设计复杂性。为了应对这一新的挑战,我们提出了一种新的存储开发环境,称为FlashBench,它可以帮助开发人员快速构建高复杂性的存储解决方案。FlashBench旨在通过支持多层次设计环境,为存储软件/硬件算法的快速开发和验证提供通用框架,专门针对无缝硬件/软件跨层集成进行了优化。我们的案例研究表明,FlashBench使开发人员能够在比传统设计环境更短的开发时间内实现具有专门优化功能的高复杂性闪存设备。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A cycle-level parallel simulation technique exploiting both space and time parallelism Hardware-assisted virtualization targeting MIPS-based SoCs System-level prototyping framework for heterogeneous multi-core architecture applied to biological sequence analysis FPGA prototyping and performance evaluation of multi-standard Turbo/LDPC Encoding and Decoding FlashBench: A workbench for a rapid development of flash-based storage devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1