A 20-GHz VCO for PLL synthesizer in 0.13-μm BiCMOS

Jin He, Jiankang Li, Debin Hou, Y. Xiong, D. Yan, M. A. Arasu, M. Je
{"title":"A 20-GHz VCO for PLL synthesizer in 0.13-μm BiCMOS","authors":"Jin He, Jiankang Li, Debin Hou, Y. Xiong, D. Yan, M. A. Arasu, M. Je","doi":"10.1109/RFIT.2012.6401670","DOIUrl":null,"url":null,"abstract":"A 20-GHz voltage-controlled oscillator (VCO) for phase-locked loop (PLL) synthesizer is presented in this paper. The VCO and PLL synthesizer have been implemented using only CMOS devices of a 0.13-μm SiGe BiCMOS technology with the chip area of 0.22 mm2 and 0.48 mm2, respectively. The measured tuning range of the VCO is 2.21 GHz from 19.9 to 22.11 GHz; the PLL synthesizer can generate output frequencies from 20.51 to 21.27 GHz successfully and the measured phase noise at 100-kHz and 1-MHz offset frequencies is -68.66 dBc/Hz and -97.17 dBc/Hz, respectively. At a 1.5-V supply, the power dissipation of the VCO and PLL synthesizer is 27 mW and 40 mW, respectively.","PeriodicalId":187550,"journal":{"name":"2012 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIT.2012.6401670","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

A 20-GHz voltage-controlled oscillator (VCO) for phase-locked loop (PLL) synthesizer is presented in this paper. The VCO and PLL synthesizer have been implemented using only CMOS devices of a 0.13-μm SiGe BiCMOS technology with the chip area of 0.22 mm2 and 0.48 mm2, respectively. The measured tuning range of the VCO is 2.21 GHz from 19.9 to 22.11 GHz; the PLL synthesizer can generate output frequencies from 20.51 to 21.27 GHz successfully and the measured phase noise at 100-kHz and 1-MHz offset frequencies is -68.66 dBc/Hz and -97.17 dBc/Hz, respectively. At a 1.5-V supply, the power dissipation of the VCO and PLL synthesizer is 27 mW and 40 mW, respectively.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于0.13 μm BiCMOS锁相环合成器的20 ghz压控振荡器
介绍了一种用于锁相环合成器的20ghz压控振荡器(VCO)。VCO和PLL合成器仅采用0.13 μm SiGe BiCMOS技术的CMOS器件,芯片面积分别为0.22 mm2和0.48 mm2。VCO的测量调谐范围为19.9 ~ 22.11 GHz,为2.21 GHz;该锁相环合成器可成功产生20.51 ~ 21.27 GHz的输出频率,在100 khz和1 mhz偏置频率下测得的相位噪声分别为-68.66 dBc/Hz和-97.17 dBc/Hz。在1.5 v供电时,压控振荡器和锁相环合成器的功耗分别为27mw和40mw。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
5-GHz band linear CMOS power amplifier IC with a novel integrated linearizer for WLAN applications Reconfigurable CMOS divide-by-3/-5 injection-locked frequency divider for dual-mode 24/40 GHz PLL application Microwave waveguide resonator based double negative metamaterial ASIC for wireless ambulatory blood pressure monitoring based on applanation tonometry Characterization of radar absorber based on square patch textured surface
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1