A Fully Digital Low Cost Time Domain Smart Temperature Sensor with Extremely Tiny Size

Poki Chen, Mon-Chau Shie, Zi-Fan Zheng, C. Chu, Mao-Hsing Chiang, Zhi-Yuan Zheng
{"title":"A Fully Digital Low Cost Time Domain Smart Temperature Sensor with Extremely Tiny Size","authors":"Poki Chen, Mon-Chau Shie, Zi-Fan Zheng, C. Chu, Mao-Hsing Chiang, Zhi-Yuan Zheng","doi":"10.1109/ASSCC.2006.357873","DOIUrl":null,"url":null,"abstract":"To explore the possibility of soft IP implementation, a fully digital smart temperature sensor without any full-custom device is proposed for painless VLSI or SOC on-chip integrations. The signal is processed thoroughly in time domain instead of conventional voltage or current domain. A cyclic delay line is used to generate the thermally sensitive pulse with a width proportional to the measured temperature. The timing reference is just the input clock, and a counter instead of voltage or current analog-to-digital converter is utilized for digital output coding. The circuit is realized by FPGA chips for functionality verification and performance evaluation. Implemented with as few as 140 Logic Elements, the proposed smart sensor was measured to have an error of -0.7degC~0.9degC over a wide temperature range of -40degC~130degC. The effective resolution is better than 0.1degC, and the power consumption is 8.42 muW at a sample rate of 2 samples/s. The performance is as good as those of most full-custom predecessors. The longest conversion time is around 260 mus, and a conversion rate of 3 kHz at least is promised.","PeriodicalId":142478,"journal":{"name":"2006 IEEE Asian Solid-State Circuits Conference","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2006.357873","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

To explore the possibility of soft IP implementation, a fully digital smart temperature sensor without any full-custom device is proposed for painless VLSI or SOC on-chip integrations. The signal is processed thoroughly in time domain instead of conventional voltage or current domain. A cyclic delay line is used to generate the thermally sensitive pulse with a width proportional to the measured temperature. The timing reference is just the input clock, and a counter instead of voltage or current analog-to-digital converter is utilized for digital output coding. The circuit is realized by FPGA chips for functionality verification and performance evaluation. Implemented with as few as 140 Logic Elements, the proposed smart sensor was measured to have an error of -0.7degC~0.9degC over a wide temperature range of -40degC~130degC. The effective resolution is better than 0.1degC, and the power consumption is 8.42 muW at a sample rate of 2 samples/s. The performance is as good as those of most full-custom predecessors. The longest conversion time is around 260 mus, and a conversion rate of 3 kHz at least is promised.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
全数字低成本时域智能温度传感器的极小尺寸
为了探索软IP实现的可能性,提出了一种全数字智能温度传感器,不需要任何完全定制的器件,用于无痛的VLSI或SOC片上集成。在时域对信号进行了彻底的处理,而不是传统的电压域或电流域。使用循环延迟线产生宽度与被测温度成正比的热敏脉冲。时序参考仅为输入时钟,数字输出编码采用计数器而不是电压或电流模数转换器。该电路采用FPGA芯片实现,进行功能验证和性能评估。该智能传感器仅使用140个逻辑元件,在-40℃~130℃的宽温度范围内测量误差为-0.7℃~0.9℃。有效分辨率优于0.1℃,采样率为2个采样/s时的功耗为8.42 muW。性能与大多数全定制前辈一样好。最长转换时间约260 μ s,保证至少3 kHz的转换率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
ESD Protection Design by Using Only 1×VDD Low-Voltage Devices for Mixed-Voltage I/O Buffers with 3×VDD Input Tolerance A Digitally Calibrated Current-Voltage Feedback Transconductor in 0.13-μm CMOS Process A Wide-Range Burst Mode Clock and Data Recovery Circuit A 2.4-GHz CMOS Driver Amplifier Based on Multiple-Gated Transistor and Resistive Source Degeneration for Mobile WiMAX Design of a Dual-Mode NoC Router Integrated with Network Interface for AMBA-based IPs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1