Jie Luo, Yilin Zhang, S. Vadlamani, Byeong Kil Lee
{"title":"Performance-Sensitivity-based Workload Tailoring for Effective Design Exploration","authors":"Jie Luo, Yilin Zhang, S. Vadlamani, Byeong Kil Lee","doi":"10.1109/ITNG.2012.112","DOIUrl":null,"url":null,"abstract":"Early-stage design exploration requires the detailed simulation which is running applications on a cycle-level microprocessor simulator. Main objectives of simulation-level design exploration include understanding the architectural behaviors of target applications and finding optimal configurations to cover wide range of applications in terms of performance and power. However, full simulation of an industry standard benchmark suite (e.g., SPEC CPU 2006) takes several weeks to months to complete. This problem has motivated several research groups to come up with methodologies to reduce simulation time while maintaining a certain level of accuracy. Among many techniques for reducing simulation time, a tool called Sim Point is popularly used. However, simulation load even with the reduced workloads is still heavy, considering design complexity of modern microprocessors. Basic motivation of this research is started from how design exploration is actually performed. Designers will observe the performance impact from resource variations or configuration changes. If a simulation point shows low sensitivity to resource variations, designers would eliminate those simulation points from the simulation setup procedure. In this paper, we focus on identifying those simulation points which have high sensitivity or low sensitivity, by which overall simulation methodology can be effectively improved. We also performed the performance-sensitivity-based similarity analysis (grouping) among simulation points on specific performance metric which can be an overall performance metric or a component-level metric.","PeriodicalId":117236,"journal":{"name":"2012 Ninth International Conference on Information Technology - New Generations","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 Ninth International Conference on Information Technology - New Generations","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ITNG.2012.112","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
Early-stage design exploration requires the detailed simulation which is running applications on a cycle-level microprocessor simulator. Main objectives of simulation-level design exploration include understanding the architectural behaviors of target applications and finding optimal configurations to cover wide range of applications in terms of performance and power. However, full simulation of an industry standard benchmark suite (e.g., SPEC CPU 2006) takes several weeks to months to complete. This problem has motivated several research groups to come up with methodologies to reduce simulation time while maintaining a certain level of accuracy. Among many techniques for reducing simulation time, a tool called Sim Point is popularly used. However, simulation load even with the reduced workloads is still heavy, considering design complexity of modern microprocessors. Basic motivation of this research is started from how design exploration is actually performed. Designers will observe the performance impact from resource variations or configuration changes. If a simulation point shows low sensitivity to resource variations, designers would eliminate those simulation points from the simulation setup procedure. In this paper, we focus on identifying those simulation points which have high sensitivity or low sensitivity, by which overall simulation methodology can be effectively improved. We also performed the performance-sensitivity-based similarity analysis (grouping) among simulation points on specific performance metric which can be an overall performance metric or a component-level metric.
早期的设计探索需要在周期级微处理器模拟器上运行应用程序的详细仿真。仿真级设计探索的主要目标包括理解目标应用程序的体系结构行为,并在性能和功耗方面找到涵盖广泛应用程序的最佳配置。然而,一个行业标准基准套件(例如,SPEC CPU 2006)的完整模拟需要几周到几个月的时间才能完成。这个问题促使几个研究小组提出了一些方法来减少模拟时间,同时保持一定程度的准确性。在许多减少模拟时间的技术中,一种叫做Sim Point的工具被广泛使用。然而,考虑到现代微处理器的设计复杂性,即使减少了工作负载,仿真负载仍然很重。本研究的基本动机是从如何进行设计探索开始的。设计人员将观察资源变化或配置更改对性能的影响。如果一个模拟点对资源变化的敏感性较低,设计人员将从模拟设置程序中删除这些模拟点。本文的重点是识别高灵敏度或低灵敏度的仿真点,从而有效地改进整个仿真方法。我们还对特定性能指标(可以是整体性能指标或组件级指标)的模拟点进行了基于性能敏感性的相似性分析(分组)。