Low thermal budget elevated source/drain technology utilizing novel solid phase epitaxy and selective vapor phase etching

K. Miyano, I. Mizushima, A. Hokazono, K. Ohuchi, Y. Tsunashima
{"title":"Low thermal budget elevated source/drain technology utilizing novel solid phase epitaxy and selective vapor phase etching","authors":"K. Miyano, I. Mizushima, A. Hokazono, K. Ohuchi, Y. Tsunashima","doi":"10.1109/IEDM.2000.904349","DOIUrl":null,"url":null,"abstract":"A new low thermal-budget process for elevated source/drain (S/D) structure was developed utilizing novel solid phase epitaxy (SPE) followed by vapor phase selective etching. Short channel characteristics were drastically improved compared to those attainable with the conventional selective epitaxial growth process. Bridging problems, which had been regarded as unavoidable, were also cleared. This newly developed process is a potential solution for the elevated S/D structure in 0.1 /spl mu/m devices and beyond.","PeriodicalId":276800,"journal":{"name":"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2000.904349","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A new low thermal-budget process for elevated source/drain (S/D) structure was developed utilizing novel solid phase epitaxy (SPE) followed by vapor phase selective etching. Short channel characteristics were drastically improved compared to those attainable with the conventional selective epitaxial growth process. Bridging problems, which had been regarded as unavoidable, were also cleared. This newly developed process is a potential solution for the elevated S/D structure in 0.1 /spl mu/m devices and beyond.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
利用新型固相外延和选择性气相蚀刻技术的低热预算高源/漏技术
利用新型固相外延(SPE)和气相选择性蚀刻技术,开发了一种新的低热预算的高源/漏极(S/D)结构工艺。与传统的选择性外延生长工艺相比,短沟道特性得到了显著改善。过去被认为不可避免的过渡性问题也得到了解决。这种新开发的工艺是0.1 /spl mu/m及以上器件的高架S/D结构的潜在解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Modelling of dishing for metal chemical mechanical polishing An orthogonal 6F/sup 2/ trench-sidewall vertical device cell for 4 Gb/16 Gb DRAM Highly reliable gate oxide under Fowler-Nordheim electron injection by deuterium pyrogenic oxidation and deuterated poly-Si deposition Liner-supported cylinder (LSC) technology to realize Ru/Ta/sub 2/O/sub 5//Ru capacitor for future DRAMs 30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1