Evaluation of a median threshold based EEPROM-PUF concept implemented in a high temperature SOI CMOS technology

Benjamin Willsch, Marius te Heesen, J. Hauser, S. Dreiner, H. Kappert, H. Vogt
{"title":"Evaluation of a median threshold based EEPROM-PUF concept implemented in a high temperature SOI CMOS technology","authors":"Benjamin Willsch, Marius te Heesen, J. Hauser, S. Dreiner, H. Kappert, H. Vogt","doi":"10.1109/DTIS.2018.8368576","DOIUrl":null,"url":null,"abstract":"Physically Unclonable Functions (PUFs) are a new type of hardware-bounded cryptographic primitives. PUFs leverage random process variations to generate unique keys suitable for the use in low-cost device identification and authentication applications. Since the keys are typically derived from a large number of semiconductor devices, a space- and power-saving implementation of PUFs in non-volatile memory is appealing. In this paper, a median threshold based PUF concept was experimentally evaluated for 68 EEPROM arrays fabricated in a high temperature 1 ßm SOI CMOS technology. As-is realization of the concept yielded poor results regarding the randomness and uniqueness of the generated keys featuring an average inter-Hamming distance of only 30.24% (ideal value: 50%). The observed bias could be attributed to the presence of systematic trends induced by an asymmetric cell layout of the EEPROM arrays. To mitigate the effect of systematic process variations, a simple optimization procedure is proposed that has significantly increased the average inter-Hamming distance by more than 18 percentage points.","PeriodicalId":328650,"journal":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","volume":"74 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2018.8368576","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Physically Unclonable Functions (PUFs) are a new type of hardware-bounded cryptographic primitives. PUFs leverage random process variations to generate unique keys suitable for the use in low-cost device identification and authentication applications. Since the keys are typically derived from a large number of semiconductor devices, a space- and power-saving implementation of PUFs in non-volatile memory is appealing. In this paper, a median threshold based PUF concept was experimentally evaluated for 68 EEPROM arrays fabricated in a high temperature 1 ßm SOI CMOS technology. As-is realization of the concept yielded poor results regarding the randomness and uniqueness of the generated keys featuring an average inter-Hamming distance of only 30.24% (ideal value: 50%). The observed bias could be attributed to the presence of systematic trends induced by an asymmetric cell layout of the EEPROM arrays. To mitigate the effect of systematic process variations, a simple optimization procedure is proposed that has significantly increased the average inter-Hamming distance by more than 18 percentage points.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于中值阈值的EEPROM-PUF概念在高温SOI CMOS技术中实现的评估
物理不可克隆函数(puf)是一种新型的有硬件限制的密码原语。puf利用随机过程变化生成适合在低成本设备识别和身份验证应用程序中使用的唯一密钥。由于密钥通常来自大量半导体设备,因此在非易失性存储器中实现puf的空间和功耗节省很有吸引力。本文对采用高温1 ßm SOI CMOS技术制造的68个EEPROM阵列进行了基于中值阈值的PUF概念的实验评估。这个概念的现有实现在生成密钥的随机性和唯一性方面产生了较差的结果,其平均汉明间距离仅为30.24%(理想值为50%)。观察到的偏置可以归因于EEPROM阵列的不对称单元布局引起的系统趋势的存在。为了减轻系统过程变化的影响,提出了一个简单的优化程序,该程序可将平均汉明间距离显著提高18个百分点以上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
SI ECCS: SECure context saving for IoT devices Reconfigurable electrostatically doped 2.5-gate planar field-effect transistors for dopant-free CMOS Give me your binary, I'll tell you if it leaks An automatic approach to integration testing for critical automotive software Two dimensional FFT architecture based on radix-43 algorithm with efficient output reordering
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1