A novel ROM-less direct digital frequency synthesizer based on Chebyshev polynomial interpolation

A. Ashrafi, Z. Pan, R. Adhami, B. E. Wells
{"title":"A novel ROM-less direct digital frequency synthesizer based on Chebyshev polynomial interpolation","authors":"A. Ashrafi, Z. Pan, R. Adhami, B. E. Wells","doi":"10.1109/SSST.2004.1295686","DOIUrl":null,"url":null,"abstract":"In this paper a novel ROM-less direct digital frequency synthesizer (DDFS) is introduced. The phase-to-sine mapping section of this new scheme is designed based on approximation of the first half cycle of a cosine signal by a fourth order Chebyshev polynomial. The spurious free dynamic range (SFDR) of the proposed method is 64.2 dBc while the maximum achievable SFDR is theoretically obtained equal to 66.2 dBc. The proposed method is also implemented using the Xilinx Vertex-II FPGA and the experimental results exhibit the maximum clock frequency around 25 MHz.","PeriodicalId":309617,"journal":{"name":"Thirty-Sixth Southeastern Symposium on System Theory, 2004. Proceedings of the","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2004-09-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Thirty-Sixth Southeastern Symposium on System Theory, 2004. Proceedings of the","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SSST.2004.1295686","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

In this paper a novel ROM-less direct digital frequency synthesizer (DDFS) is introduced. The phase-to-sine mapping section of this new scheme is designed based on approximation of the first half cycle of a cosine signal by a fourth order Chebyshev polynomial. The spurious free dynamic range (SFDR) of the proposed method is 64.2 dBc while the maximum achievable SFDR is theoretically obtained equal to 66.2 dBc. The proposed method is also implemented using the Xilinx Vertex-II FPGA and the experimental results exhibit the maximum clock frequency around 25 MHz.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于切比雪夫多项式插值的新型无rom直接数字频率合成器
介绍了一种新型的无rom直接数字频率合成器(DDFS)。这种新方案的相位到正弦映射部分是基于用四阶切比雪夫多项式逼近余弦信号的前半周期而设计的。该方法的无杂散动态范围(SFDR)为64.2 dBc,理论上可实现的最大SFDR为66.2 dBc。采用Xilinx Vertex-II FPGA实现了该方法,实验结果表明,该方法的最大时钟频率约为25 MHz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Clutter complexity analysis of hyper-spectral bands Performance analysis of UNIX user datagram protocol implementations On the complexity and accuracy of motion estimation using Lie operators Real time modeling and control of circulating fluidized bed Vehicle lateral control using a double integrator control strategy
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1