Modeling and Characterization of Bias Stress-Induced Instability of SiC MOSFETs

A. Lelis, S. Potbhare, D. Habersat, G. Pennington, N. Goldsman
{"title":"Modeling and Characterization of Bias Stress-Induced Instability of SiC MOSFETs","authors":"A. Lelis, S. Potbhare, D. Habersat, G. Pennington, N. Goldsman","doi":"10.1109/IRWS.2006.305235","DOIUrl":null,"url":null,"abstract":"Threshold voltage instability due to bias stressing has been observed in SiC MOSFETs. Stressing at high gate bias has caused shifts up to several hundred millivolts in the threshold voltage of SiC MOSFETs which can significantly affect circuit performance. We have tried to characterize this threshold voltage instability by experimental and numerical modeling analyses. We see appreciable instability for stress times as less as 10s and stress voltages as low as 4V. Comparison of experiment and simulation indicates that this threshold voltage instability is caused due to excess oxide trapped charge, and also that the instability is reversible","PeriodicalId":199223,"journal":{"name":"2006 IEEE International Integrated Reliability Workshop Final Report","volume":"197 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Integrated Reliability Workshop Final Report","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRWS.2006.305235","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Threshold voltage instability due to bias stressing has been observed in SiC MOSFETs. Stressing at high gate bias has caused shifts up to several hundred millivolts in the threshold voltage of SiC MOSFETs which can significantly affect circuit performance. We have tried to characterize this threshold voltage instability by experimental and numerical modeling analyses. We see appreciable instability for stress times as less as 10s and stress voltages as low as 4V. Comparison of experiment and simulation indicates that this threshold voltage instability is caused due to excess oxide trapped charge, and also that the instability is reversible
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
SiC mosfet偏置应力不稳定性的建模与表征
在SiC mosfet中观察到由偏置应力引起的阈值电压不稳定。在高栅极偏置下的应力会引起SiC mosfet阈值电压高达几百毫伏的偏移,从而显著影响电路性能。我们试图通过实验和数值模拟分析来表征这种阈值电压不稳定性。我们看到明显的不稳定性,应力时间小于10秒,应力电压低至4V。实验与仿真对比表明,这种阈值电压不稳定是由于过量的氧化物捕获电荷引起的,而且这种不稳定是可逆的
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Product Reliability Trends, Derating Considerations and Failure Mechanisms with Scaled CMOS Lithography CD Variation effects on LFNDMOS Transistor Hot-Carrier Degradation Study of Electrically Programmable Fuses through Series of I-V Measurements A Critical Failure Source in 65nm-MLC NOR Flash Memory Incorporating Co-Salicidation Process Modeling of Dispersive Transport in the Context of Negative Bias Temperature Instability
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1