Integration of LPCVD-SiNx gate dielectric with recessed-gate E-mode GaN MIS-FETs: Toward high performance, high stability and long TDDB lifetime

M. Hua, Zhaofu Zhang, Jin Wei, Jiacheng Lei, Gaofei Tang, K. Fu, Yong Cai, Baoshun Zhang, K. J. Chen
{"title":"Integration of LPCVD-SiNx gate dielectric with recessed-gate E-mode GaN MIS-FETs: Toward high performance, high stability and long TDDB lifetime","authors":"M. Hua, Zhaofu Zhang, Jin Wei, Jiacheng Lei, Gaofei Tang, K. Fu, Yong Cai, Baoshun Zhang, K. J. Chen","doi":"10.1109/IEDM.2016.7838388","DOIUrl":null,"url":null,"abstract":"By employing an interface protection technique to overcome the degradation of etched GaN surface in high-temperature process, highly reliable LPCVD-SiN<inf>x</inf> gate dielectric was successfully integrated with recessed-gate structure to achieve high-performance enhancement-mode (V<inf>th</inf> ∼ +2.37 V @ I<inf>d</inf> = 100 μA/mm) GaN MIS-FETs with high stability and high reliability. The LPCVD-SiN<inf>x</inf>/GaN MIS-FET delivers remarkable advantages in high Vth thermal stability, long time-dependent gate dielectric breakdown (TDDB) lifetime and low bias temperature instability (BTI).","PeriodicalId":186544,"journal":{"name":"2016 IEEE International Electron Devices Meeting (IEDM)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"95","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Electron Devices Meeting (IEDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2016.7838388","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 95

Abstract

By employing an interface protection technique to overcome the degradation of etched GaN surface in high-temperature process, highly reliable LPCVD-SiNx gate dielectric was successfully integrated with recessed-gate structure to achieve high-performance enhancement-mode (Vth ∼ +2.37 V @ Id = 100 μA/mm) GaN MIS-FETs with high stability and high reliability. The LPCVD-SiNx/GaN MIS-FET delivers remarkable advantages in high Vth thermal stability, long time-dependent gate dielectric breakdown (TDDB) lifetime and low bias temperature instability (BTI).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
LPCVD-SiNx栅极介质与嵌入式栅极e模GaN misfet的集成:迈向高性能、高稳定性和长TDDB寿命
利用界面保护技术克服高温过程中蚀刻GaN表面的退化,成功地将高可靠的LPCVD-SiNx栅介电介质与凹栅结构集成在一起,实现了高稳定性和高可靠性的高性能增强模式(Vth ~ +2.37 V @ Id = 100 μA/mm) GaN mis - fet。LPCVD-SiNx/GaN MIS-FET具有高Vth热稳定性、长时间依赖性栅极介电击穿(TDDB)寿命和低偏置温度不稳定性(BTI)等显著优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
SOI technology for quantum information processing Sustainable electronics for nano-spacecraft in deep space missions Current status and challenges of the modeling of organic photodiodes and solar cells Triboelectric energy harvester with an ultra-thin tribo-dielectric layer by initiated CVD and investigation of underlying physics in the triboelectricity 256×256, 100kfps, 61% Fill-factor time-resolved SPAD image sensor for microscopy applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1