A scaled thermal-diffusivity-based frequency reference in 0.16μm CMOS

Mahdi Kashmiri, K. Souri, K. Makinwa
{"title":"A scaled thermal-diffusivity-based frequency reference in 0.16μm CMOS","authors":"Mahdi Kashmiri, K. Souri, K. Makinwa","doi":"10.1109/ESSCIRC.2011.6044932","DOIUrl":null,"url":null,"abstract":"A 16MHz frequency reference that exploits the well-defined thermal diffusivity of IC-grade silicon is presented. The reference is realized in a 0.16μm baseline CMOS process. Occupying 0.5mm<sup>2</sup>, its absolute inaccuracy after a room temperature trim is ±0.1% from −55°C to 125°C (24 samples). Its cycle-to-cycle jitter is less than 45ps (rms), and it dissipates 2.1mW from a 1.8V supply. Compared to a previous design in a 0.7μm CMOS process, this work achieves 10× higher frequency, 7× less jitter, 3.7× less power, and 12× less chip area, while maintaining the same accuracy. This demonstrates that thermal-diffusivity-based frequency references benefit strongly from technology scaling.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"190 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Proceedings of the ESSCIRC (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2011.6044932","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

A 16MHz frequency reference that exploits the well-defined thermal diffusivity of IC-grade silicon is presented. The reference is realized in a 0.16μm baseline CMOS process. Occupying 0.5mm2, its absolute inaccuracy after a room temperature trim is ±0.1% from −55°C to 125°C (24 samples). Its cycle-to-cycle jitter is less than 45ps (rms), and it dissipates 2.1mW from a 1.8V supply. Compared to a previous design in a 0.7μm CMOS process, this work achieves 10× higher frequency, 7× less jitter, 3.7× less power, and 12× less chip area, while maintaining the same accuracy. This demonstrates that thermal-diffusivity-based frequency references benefit strongly from technology scaling.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于0.16μm CMOS的缩放热扩散频率基准
提出了一种利用ic级硅的热扩散率的16MHz频率基准。该基准是在0.16μm基线CMOS工艺中实现的。占用0.5mm2,其绝对不准确性在室温修剪后为±0.1%,从- 55°C到125°C(24个样品)。它的周期到周期抖动小于45ps(均方根),并且从1.8V电源中耗散2.1mW。与之前采用0.7μm CMOS工艺的设计相比,该工作在保持相同精度的情况下,实现了10倍的频率提高,7倍的抖动减少,3.7倍的功耗和12倍的芯片面积。这表明基于热扩散的频率参考从技术缩放中受益匪浅。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A precision DTMOST-based temperature sensor 8T SRAM with Mimicked Negative Bit-lines and Charge Limited Sequential sense amplifier for wireless sensor nodes A 350nA voltage regulator for 90nm CMOS digital circuits with Reverse-Body-Bias A 12b 5-to-50MS/s 0.5-to-1V voltage scalable zero-crossing based pipelined ADC On-chip resonant supply noise reduction utilizing switched parasitic capacitors of sleep blocks with tri-mode power gating structure
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1