An IR-UWB Pulse Generator using PAM Modulation with Adaptive PSD in 130nm CMOS Process

L. C. Moreira, J. F. Neto, Walter Silva Oliveira, Thiago Ferauche, G. Heck, Ney Laert Vilar Calazans, F. Moraes
{"title":"An IR-UWB Pulse Generator using PAM Modulation with Adaptive PSD in 130nm CMOS Process","authors":"L. C. Moreira, J. F. Neto, Walter Silva Oliveira, Thiago Ferauche, G. Heck, Ney Laert Vilar Calazans, F. Moraes","doi":"10.1145/3338852.3339860","DOIUrl":null,"url":null,"abstract":"This paper proposes an adaptive pulse generator using Pulse Amplitude Modulation (PAM). The circuit was implemented with eight Pulse Generator Units (PGUs) to produce up to eight monocycles per pulse. The number of monocycles per pulse is inversely proportional to the Power Spectrum Density (PSD) bandwidth in the Impulse Radio Ultra-Wide Band (IR-UWB). The complete circuit contains two pulse generator blocks, each one composed by eight PGUs to build a rectangular waveform at the output. The PGU has been implemented with Edge Combiners High (ECH) and Edge Combiners Low (ECL) to encode the information. Each Edge Combiner has a high impedance circuit that is selected by digital control signals. The circuit has been simulated, showing an output pulse amplitude of $\\approx 70\\mathrm{mV}$ for the high logic level and an amplitude of $\\approx 35\\mathrm{mV}$ for the low logic level, both at 100 MHz Pulse Repetition Frequency (PRF). This produces a mean pulse duration of $\\approx 270\\mathrm{ps}$, a mean central frequency of $\\approx 3.7\\mathrm{GHz}$ and a power consumption less than $0,22\\mu \\mathrm{W}$. The pulse generator block occupies an area of 0.54mm2.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3338852.3339860","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper proposes an adaptive pulse generator using Pulse Amplitude Modulation (PAM). The circuit was implemented with eight Pulse Generator Units (PGUs) to produce up to eight monocycles per pulse. The number of monocycles per pulse is inversely proportional to the Power Spectrum Density (PSD) bandwidth in the Impulse Radio Ultra-Wide Band (IR-UWB). The complete circuit contains two pulse generator blocks, each one composed by eight PGUs to build a rectangular waveform at the output. The PGU has been implemented with Edge Combiners High (ECH) and Edge Combiners Low (ECL) to encode the information. Each Edge Combiner has a high impedance circuit that is selected by digital control signals. The circuit has been simulated, showing an output pulse amplitude of $\approx 70\mathrm{mV}$ for the high logic level and an amplitude of $\approx 35\mathrm{mV}$ for the low logic level, both at 100 MHz Pulse Repetition Frequency (PRF). This produces a mean pulse duration of $\approx 270\mathrm{ps}$, a mean central frequency of $\approx 3.7\mathrm{GHz}$ and a power consumption less than $0,22\mu \mathrm{W}$. The pulse generator block occupies an area of 0.54mm2.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用PAM调制和自适应PSD的130纳米CMOS工艺IR-UWB脉冲发生器
提出了一种基于脉冲幅度调制(PAM)的自适应脉冲发生器。该电路由8个脉冲发生器单元(pgu)实现,每个脉冲产生多达8个单周期。在脉冲无线电超宽带(IR-UWB)中,每个脉冲的单周数与功率谱密度(PSD)带宽成反比。完整的电路包含两个脉冲发生器模块,每个模块由8个fpga组成,在输出端构建矩形波形。PGU采用高边缘合并器(ECH)和低边缘合并器(ECL)对信息进行编码。每个边缘合成器都有一个由数字控制信号选择的高阻抗电路。对电路进行了仿真,结果表明,在100 MHz脉冲重复频率(PRF)下,高逻辑电平的输出脉冲幅度为$\approx 70\mathrm{mV}$,低逻辑电平的输出脉冲幅度为$\approx 35\mathrm{mV}$。这产生了平均脉冲持续时间$\approx 270\mathrm{ps}$,平均中心频率$\approx 3.7\mathrm{GHz}$和功耗小于$0,22\mu \mathrm{W}$。脉冲发生器块的面积为0.54mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Innovative Strategy to Reduce Die Area of Robust OTA by using iMTGSPICE and Diamond Layout Style for MOSFETs PHICC: An Error Correction Code For Memory Devices Behavioral Modeling of a Control Module for an Energy-investing Piezoelectric Harvester An FPGA-Based Evaluation Platform for Energy Harvesting Embedded Systems Exploring Tabu Search Based Algorithms for Mapping and Placement in NoC-based Reconfigurable Systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1