A low energy encoding technique for reduction of coupling effects in SoC interconnects

K. Baek, Ki-Wook Kim, S. Kang
{"title":"A low energy encoding technique for reduction of coupling effects in SoC interconnects","authors":"K. Baek, Ki-Wook Kim, S. Kang","doi":"10.1109/MWSCAS.2000.951591","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a novel bus encoding scheme called LESS (Low Energy Set Scheme) to minimize the coupling effects which cause significant delay and power consumption in the on-chip interconnect. Our experimental results indicate that the proposed encoding technique saves the interconnect power-delay product up to 15% and energy-delay product up to 31% for independent 8-bit data stream. Because LESS uses a slim encoding structure, area, delay, and power penalties due to additional coding circuitry are negligible compared to benefits.","PeriodicalId":437349,"journal":{"name":"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"28","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2000.951591","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 28

Abstract

In this paper, we propose a novel bus encoding scheme called LESS (Low Energy Set Scheme) to minimize the coupling effects which cause significant delay and power consumption in the on-chip interconnect. Our experimental results indicate that the proposed encoding technique saves the interconnect power-delay product up to 15% and energy-delay product up to 31% for independent 8-bit data stream. Because LESS uses a slim encoding structure, area, delay, and power penalties due to additional coding circuitry are negligible compared to benefits.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种降低SoC互连中耦合效应的低能量编码技术
在本文中,我们提出了一种新的总线编码方案,称为LESS(低能量集方案),以尽量减少在片上互连中引起显著延迟和功耗的耦合效应。实验结果表明,对于独立的8位数据流,所提出的编码技术可节省互连功率延迟产品达15%,能量延迟产品达31%。由于LESS使用了精简的编码结构,因此与好处相比,额外编码电路带来的面积、延迟和功耗损失可以忽略不计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A high speed 3.3V current mode CMOS comparators with 10-b resolution Constraints implementation for IQML and MODE direction-of-arrival estimators A fast electric load forecasting using neural networks Noise reduction in speech signals using a TMS320C31 digital signal processor A high-frequency high-Q CMOS active inductor with DC bias control
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1