A 0.35-V inductorless DC-DC converter using non-SOI CMOS technology

Haidong Sun, Sho Hoshino, H. Yoshizawa, F. Utsunomiya, Minoru Sudo
{"title":"A 0.35-V inductorless DC-DC converter using non-SOI CMOS technology","authors":"Haidong Sun, Sho Hoshino, H. Yoshizawa, F. Utsunomiya, Minoru Sudo","doi":"10.1109/ISPACS.2016.7824721","DOIUrl":null,"url":null,"abstract":"We developed a 0.35-V inductorless DC-DC converter using non-SOI CMOS technology. To activate a ring oscillator circuit at an input voltage of 0.35 V, we deployed depletion-mode NMOS transistors in a ring oscillator. Generated 0.35-V clock signals were boosted to nominal 0.7-V clock signals by voltage doubler circuits using depletion-mode NMOS transistors. Finally, these clock signals were used in a boosted-gate charge pump circuit. Through SPICE simulations, we verified that our DC-DC converter generated an output voltage of 3.8 V at an input voltage of 0.35 V. The load current was 1.6 uA, and the total power consumption was 56 uW.","PeriodicalId":131543,"journal":{"name":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPACS.2016.7824721","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We developed a 0.35-V inductorless DC-DC converter using non-SOI CMOS technology. To activate a ring oscillator circuit at an input voltage of 0.35 V, we deployed depletion-mode NMOS transistors in a ring oscillator. Generated 0.35-V clock signals were boosted to nominal 0.7-V clock signals by voltage doubler circuits using depletion-mode NMOS transistors. Finally, these clock signals were used in a boosted-gate charge pump circuit. Through SPICE simulations, we verified that our DC-DC converter generated an output voltage of 3.8 V at an input voltage of 0.35 V. The load current was 1.6 uA, and the total power consumption was 56 uW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用非soi CMOS技术的0.35 v无电感DC-DC变换器
我们利用非soi CMOS技术开发了一种0.35 v无电感DC-DC变换器。为了在0.35 V的输入电压下激活环形振荡器电路,我们在环形振荡器中部署了耗尽模式NMOS晶体管。产生的0.35 v时钟信号通过使用耗尽模式NMOS晶体管的倍压电路提升到标称的0.7 v时钟信号。最后,这些时钟信号被用于升压门电荷泵电路。通过SPICE仿真,我们验证了我们的DC-DC转换器在0.35 V的输入电压下产生3.8 V的输出电压。负载电流为1.6 uA,总功耗为56 uW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
SDN experimental on the PSU network Time frequency analysis: A sparse S transform approach Automatic rule registration and deletion function on a packet lookup engine LSI Study on the latency efficient IFFT design method for low latency communication systems An inverse tone mapping operator based on Reinhard's global operator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1