High-performance crossbar design for system-on-chip

P. Wijetunga
{"title":"High-performance crossbar design for system-on-chip","authors":"P. Wijetunga","doi":"10.1109/IWSOC.2003.1213023","DOIUrl":null,"url":null,"abstract":"A new low-swing pass-transistor logic style for designing high-performance crossbar switches for system-on-chip applications is proposed. The new pass-transistor architecture uses current-switching and end-to-end swing restoration to improve the crossbar performance. The architecture is verified in 0.35 and 0.25 /spl mu/m CMOS technology. The 4-b 4x4 crossbar switch in 0.35 /spl mu/m CMOS occupied an area of 1.4 /spl mu/m/sup 2/ and achieved 36 Gb/s. Analysis suggests that the new logic style can be used to design multi-Tb/s crossbar switches in 0.18 /spl mu/m and lower CMOS technology.","PeriodicalId":259178,"journal":{"name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","volume":"216 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-07-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"18","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWSOC.2003.1213023","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 18

Abstract

A new low-swing pass-transistor logic style for designing high-performance crossbar switches for system-on-chip applications is proposed. The new pass-transistor architecture uses current-switching and end-to-end swing restoration to improve the crossbar performance. The architecture is verified in 0.35 and 0.25 /spl mu/m CMOS technology. The 4-b 4x4 crossbar switch in 0.35 /spl mu/m CMOS occupied an area of 1.4 /spl mu/m/sup 2/ and achieved 36 Gb/s. Analysis suggests that the new logic style can be used to design multi-Tb/s crossbar switches in 0.18 /spl mu/m and lower CMOS technology.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
片上系统的高性能横杆设计
提出了一种新的低摆幅通管逻辑风格,用于设计用于片上系统应用的高性能交叉开关。新的通型晶体管结构采用电流开关和端到端摆幅恢复来提高交叉棒性能。该架构在0.35和0.25 /spl mu/m CMOS技术上进行了验证。0.35 /spl mu/m CMOS中的4-b 4x4横条开关占用1.4 /spl mu/m/sup 2/的面积,实现了36gb /s。分析表明,新的逻辑风格可用于0.18 /spl mu/m及更低CMOS技术的多tb /s交叉开关设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design and implementation of a surface electromyogram system for sport field application A system-on-a-programmable-chip for real-time control of massively parallel arrays of biosensors and actuators Incorporating pattern prediction technique for energy efficient filter cache design The design of a self-maintained memory module for real-time systems Transformations of signed-binary number representations for efficient VLSI arithmetic
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1