Design of power-efficient class-D CMOS power amplifier with resistor feedback

Gyusub Won, Dongsoo Lee, SungHun Cho, Kangyoon Lee
{"title":"Design of power-efficient class-D CMOS power amplifier with resistor feedback","authors":"Gyusub Won, Dongsoo Lee, SungHun Cho, Kangyoon Lee","doi":"10.1109/ISOCC.2017.8368816","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a power amplifier with improved Efficiency and compact structure by using Resistor Feedback Technique. CMOS Class-D Type Power Amplifier with wide output range is presented. The proposed design is implemented in 55 nm 1P6M CMOS process. The measured maximum output power of PA is 10 dBm with a PAE of 25.8 % from a 3-V supply.","PeriodicalId":248826,"journal":{"name":"2017 International SoC Design Conference (ISOCC)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC.2017.8368816","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper, we propose a power amplifier with improved Efficiency and compact structure by using Resistor Feedback Technique. CMOS Class-D Type Power Amplifier with wide output range is presented. The proposed design is implemented in 55 nm 1P6M CMOS process. The measured maximum output power of PA is 10 dBm with a PAE of 25.8 % from a 3-V supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有电阻反馈的d类CMOS功率放大器的设计
本文提出了一种利用电阻反馈技术提高效率和结构紧凑的功率放大器。介绍了一种宽输出范围的CMOS d类功率放大器。该设计在55nm 1P6M CMOS工艺中实现。在3v电源下,测得的PA最大输出功率为10 dBm, PAE为25.8%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Memory efficient self guided image filtering A fully-digital phase modulator with phase calibration loop for high data-rate systems Development of SoC virtual platform for IoT terminals based on OneM2M Hardware feasible offset and gain error correction for time-interleaved ADC A design of ultra-low noise LDO using noise reduction network techniques
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1