{"title":"Design of Cascode Low Noise Amplifier for 5G Application on 45nm CMOS Technology","authors":"Apsana Khatoon, N. Srivastava","doi":"10.1109/GCAT52182.2021.9587723","DOIUrl":null,"url":null,"abstract":"Low noise amplifier is a first building block of receiver system. Basically, it amplifies the strength of the output signal without adding much noise at output. For 5G communication, system requires high speed data for faster connectivity with sufficient strength without much disturbance. Here, in this paper, a cascoded low noise amplifier is proposed which is implemented and analysed on 45nm CMOS technology using cadence virtuoso software. This circuit consists of two stages and both stages are cascode stage. This circuit is working at 8GHz frequency with 1.4Vsupply voltage and gives S11< -10dB, S22 < -10dB and power gain of 27.57 dB with 2.31dB noise figure.","PeriodicalId":436231,"journal":{"name":"2021 2nd Global Conference for Advancement in Technology (GCAT)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 2nd Global Conference for Advancement in Technology (GCAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GCAT52182.2021.9587723","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
Low noise amplifier is a first building block of receiver system. Basically, it amplifies the strength of the output signal without adding much noise at output. For 5G communication, system requires high speed data for faster connectivity with sufficient strength without much disturbance. Here, in this paper, a cascoded low noise amplifier is proposed which is implemented and analysed on 45nm CMOS technology using cadence virtuoso software. This circuit consists of two stages and both stages are cascode stage. This circuit is working at 8GHz frequency with 1.4Vsupply voltage and gives S11< -10dB, S22 < -10dB and power gain of 27.57 dB with 2.31dB noise figure.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
