ESD protection design on T/R switch with embedded SCR in CMOS process

Tao-Yi Hung, M. Ker
{"title":"ESD protection design on T/R switch with embedded SCR in CMOS process","authors":"Tao-Yi Hung, M. Ker","doi":"10.1109/IPFA.2017.8060079","DOIUrl":null,"url":null,"abstract":"ESD protection design for the RF transmit/receive switch (T/R switch) with embedded silicon-controlled rectifier (SCR) is proposed, where the SCR device is embedded in the ESD diode and the transistors of T/R switch by layout skill. Silicon chip verified in a 90-nm CMOS process has been measured by TLP and HBM ESD test to confirm its efficiency for ESD protection. The parasitic capacitance from the ESD devices was also measured. Failure analysis by SEM was performed to find the burned-out site on the T/R switch with the proposed design. From the failure analysis SEM pictures, the embedded SCR in the proposed design is actually triggered on to discharge ESD current.","PeriodicalId":427409,"journal":{"name":"2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"273 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2017.8060079","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

ESD protection design for the RF transmit/receive switch (T/R switch) with embedded silicon-controlled rectifier (SCR) is proposed, where the SCR device is embedded in the ESD diode and the transistors of T/R switch by layout skill. Silicon chip verified in a 90-nm CMOS process has been measured by TLP and HBM ESD test to confirm its efficiency for ESD protection. The parasitic capacitance from the ESD devices was also measured. Failure analysis by SEM was performed to find the burned-out site on the T/R switch with the proposed design. From the failure analysis SEM pictures, the embedded SCR in the proposed design is actually triggered on to discharge ESD current.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
CMOS工艺中嵌入式可控硅T/R开关的ESD保护设计
提出了嵌入式可控硅(SCR)射频收发开关(T/R开关)的ESD防护设计,通过布局技巧将可控硅器件嵌入到T/R开关的ESD二极管和晶体管中。在90纳米CMOS工艺中验证的硅芯片通过TLP和HBM ESD测试来验证其ESD保护效率。测量了静电放电器件的寄生电容。利用扫描电子显微镜对设计的开关进行了失效分析,找出了开关的烧坏部位。从失效分析SEM图片来看,所提出的设计中嵌入的可控硅实际上被触发以释放ESD电流。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
K-band low-noise amplifier with stacked-diode ESD protection in nanoscale CMOS technology The as-grown-generation (AG) model: A reliable model for reliability prediction under real use conditions Reproducibility of implanted dosage measurement with CAMECA Wf Multiscale modeling of defect-related phenomena in high-k based logic and memory devices ESD protection design on T/R switch with embedded SCR in CMOS process
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1