A new CMOS analog multiplier with improved input linearity

Xiangluan Jia, W. Huang, Shi-Cai Qin
{"title":"A new CMOS analog multiplier with improved input linearity","authors":"Xiangluan Jia, W. Huang, Shi-Cai Qin","doi":"10.1109/TENCON.1995.496355","DOIUrl":null,"url":null,"abstract":"A new CMOS four-quadrant analog multiplier is presented. By means of an unique nonlinear compensation technique, the linear input range of the multiplier is extended significantly. The simulation results show that, when V/sub y/=/spl plusmn/3V, the nonlinear error is less than 0.94% over the /spl plusmn/3V input range of V/sub x/ and when V/sub x/=/spl plusmn/3V, the nonlinear error is less than 0.25% over the /spl plusmn/3V input range of V/sub y/, with a power supply of /spl plusmn/5V.","PeriodicalId":425138,"journal":{"name":"1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-11-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.1995.496355","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A new CMOS four-quadrant analog multiplier is presented. By means of an unique nonlinear compensation technique, the linear input range of the multiplier is extended significantly. The simulation results show that, when V/sub y/=/spl plusmn/3V, the nonlinear error is less than 0.94% over the /spl plusmn/3V input range of V/sub x/ and when V/sub x/=/spl plusmn/3V, the nonlinear error is less than 0.25% over the /spl plusmn/3V input range of V/sub y/, with a power supply of /spl plusmn/5V.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种改进输入线性度的新型CMOS模拟乘法器
提出了一种新的CMOS四象限模拟乘法器。通过一种独特的非线性补偿技术,使乘法器的线性输入范围得到了显著的扩展。仿真结果表明,当V/sub y/=/spl plusmn/3V时,在V/sub x/的/spl plusmn/3V输入范围内的非线性误差小于0.94%;当V/sub x/=/spl plusmn/3V输入范围内的非线性误差小于0.25%,电源为/spl plusmn/5V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Implementation of synthesized digital systems with VHDL Hierarchical timing estimation using a module timing overlapping technique Simulation and design of continuous-time MOSFET-C oscillator circuits Development of a novel micro FIA-ISFET integrated sensor Diffused quantum well solar cells
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1