Reducing the electrodeposition time for filling microvias with copper for 3D technology

O. Lühn, A. Radisic, P. Vereecken, B. Swinnen, C. Hoof, W. Ruythooren, J. Celis
{"title":"Reducing the electrodeposition time for filling microvias with copper for 3D technology","authors":"O. Lühn, A. Radisic, P. Vereecken, B. Swinnen, C. Hoof, W. Ruythooren, J. Celis","doi":"10.1109/ECTC.2008.4550078","DOIUrl":null,"url":null,"abstract":"We present two approaches to reduce the process time needed for filling vias of 5 mum diameter and 25 mum depth with copper by electrodeposition. In the first approach, the effect of model additives on the filling of vias with electroplated copper was investigated as well as the influence of the applied current density on the filling process. The variation of the concentration of leveler and accelerator additives was investigated. Their influence on the void-free filling of such vias was determined. A high leveler concentration allowed to achieve a void-free fill. The copper deposited on the top surface was in the range of 2.5 mum. The filling was completed within 45 minutes. The filling time could even be further reduced to 25 minutes by introducing a waveform with two galvanostatic steps. The second approach demonstrates void-free via filling with copper electrodeposition at the top of the wafer surface blocked with self-assembled monolayers of octadecanethiol. With thin Ta-films deposited at the top surface before electrodeposition is started, almost no copper was deposited at the top surface as well. The vias were filled within 30 minutes when the top surface was completely blocked.","PeriodicalId":378788,"journal":{"name":"2008 58th Electronic Components and Technology Conference","volume":"517 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 58th Electronic Components and Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2008.4550078","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

We present two approaches to reduce the process time needed for filling vias of 5 mum diameter and 25 mum depth with copper by electrodeposition. In the first approach, the effect of model additives on the filling of vias with electroplated copper was investigated as well as the influence of the applied current density on the filling process. The variation of the concentration of leveler and accelerator additives was investigated. Their influence on the void-free filling of such vias was determined. A high leveler concentration allowed to achieve a void-free fill. The copper deposited on the top surface was in the range of 2.5 mum. The filling was completed within 45 minutes. The filling time could even be further reduced to 25 minutes by introducing a waveform with two galvanostatic steps. The second approach demonstrates void-free via filling with copper electrodeposition at the top of the wafer surface blocked with self-assembled monolayers of octadecanethiol. With thin Ta-films deposited at the top surface before electrodeposition is started, almost no copper was deposited at the top surface as well. The vias were filled within 30 minutes when the top surface was completely blocked.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
减少电沉积时间,以填补微孔与铜的3D技术
我们提出了两种方法来减少用电沉积方法填充直径为5微米、深度为25微米的通孔所需的工艺时间。在第一种方法中,研究了模型添加剂对镀铜过孔填充的影响,以及外加电流密度对填充过程的影响。研究了匀平剂和促进剂浓度的变化规律。确定了它们对这种通孔无空隙填充的影响。允许实现无空隙填充的高水平浓度。上表面沉积的铜含量为2.5 μ m。填充在45分钟内完成。通过引入具有两个恒流步骤的波形,填充时间甚至可以进一步减少到25分钟。第二种方法通过在晶圆表面顶部填充铜电沉积,并用自组装的十八烷硫醇单层阻挡,证明了无空洞。在电沉积开始之前,在顶部表面沉积了薄的ta膜,在顶部表面几乎没有铜沉积。当顶面完全堵塞后,孔在30分钟内被填充。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Effects of warpage on fatigue reliability of solder bumps: Experimental and analytical studies Novel nonconductive adhesives/films with carbon nanotubes for high performance interconnects Methodology for modeling substrate warpage using copper trace pattern implementation Robust design of third level packaging in portable electronics: Solder joint reliability under dynamic mechanical loading Synthesizing SPICE-compatible models of power delivery networks with resonance effect by time-domain waveforms
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1