High Resolution Image Scaler Using Interpolation Filter For Multimedia Video Applications

Hwang, Sunwoo, Kang, Gerard
{"title":"High Resolution Image Scaler Using Interpolation Filter For Multimedia Video Applications","authors":"Hwang, Sunwoo, Kang, Gerard","doi":"10.1109/30.628720","DOIUrl":null,"url":null,"abstract":"This paper proposes a high-performance down scaler to improve the quality of a down-scaled image using interpolation filter. It uses a non-linear phase property of the digital filter to reduce hardware complexity. The implemented architecture is composed of four blocks: (i) line memory, (ii) vertical scaler with interpolation filter, (iii) horizontal scaler with interpolation filter, and (iv) FIFO. It has been fabricated by using 0.65 /spl mu/m CMOS process.","PeriodicalId":127085,"journal":{"name":"1997 International Conference on Consumer Electronics","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 International Conference on Consumer Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/30.628720","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

This paper proposes a high-performance down scaler to improve the quality of a down-scaled image using interpolation filter. It uses a non-linear phase property of the digital filter to reduce hardware complexity. The implemented architecture is composed of four blocks: (i) line memory, (ii) vertical scaler with interpolation filter, (iii) horizontal scaler with interpolation filter, and (iv) FIFO. It has been fabricated by using 0.65 /spl mu/m CMOS process.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多媒体视频应用中使用插值滤波器的高分辨率图像缩放器
本文提出了一种高性能的降尺度器,利用插值滤波来提高降尺度图像的质量。它利用数字滤波器的非线性相位特性来降低硬件复杂度。实现的架构由四个块组成:(i)行存储器,(ii)带插值滤波器的垂直缩放器,(iii)带插值滤波器的水平缩放器,以及(iv) FIFO。采用0.65 /spl μ m CMOS工艺制备。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Display Processor Conforming To All ATV Formats With 188-tap FIR Filters And 284 Kb FIFO Memories Design And Implementation Of Internet-tv Development Of A New Television Set With Personal Computer Capability Video Compression With Custom Computers A New Family Of Zero Voltage Switching Power Supplies
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1