Wen-jie Jiang, Ming-zhu Zhou, G. Su, Jun Liu, Rui Lin, Yong-ming Liang
{"title":"A design of frequency doubler based on 0.5um lnP HBT process","authors":"Wen-jie Jiang, Ming-zhu Zhou, G. Su, Jun Liu, Rui Lin, Yong-ming Liang","doi":"10.1109/ICCT.2017.8359827","DOIUrl":null,"url":null,"abstract":"This paper presents a type of frequency doubler with a single transistor designed with 0.5 um lnP HBT process. The frequency doubler employs LC circuit to achieve input and output impedance matching. At the emitter of the transistor, a λ/4@2f0 transmission line is connected to increase the output power. The input power of the frequency doubler is 5 dBm. In the output frequency range of 50 ∼ 86 GHz, the small signal gain S21 is stabilized at −5.2 dB, the fundamental suppression is greater than 13 dBc, and the total area of the layout is 0.265 mm2. The power supply voltage of the frequency doubler is 3 V and the DC power consumption is 6.27 mW.","PeriodicalId":199874,"journal":{"name":"2017 IEEE 17th International Conference on Communication Technology (ICCT)","volume":"78 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 17th International Conference on Communication Technology (ICCT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCT.2017.8359827","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
This paper presents a type of frequency doubler with a single transistor designed with 0.5 um lnP HBT process. The frequency doubler employs LC circuit to achieve input and output impedance matching. At the emitter of the transistor, a λ/4@2f0 transmission line is connected to increase the output power. The input power of the frequency doubler is 5 dBm. In the output frequency range of 50 ∼ 86 GHz, the small signal gain S21 is stabilized at −5.2 dB, the fundamental suppression is greater than 13 dBc, and the total area of the layout is 0.265 mm2. The power supply voltage of the frequency doubler is 3 V and the DC power consumption is 6.27 mW.