Implementation of 60V tolerant dual direction ESD protection in 5V BiCMOS process for automotive application

V. Vashchenko, W. Kindt, M. ter Beek, P. Hopper
{"title":"Implementation of 60V tolerant dual direction ESD protection in 5V BiCMOS process for automotive application","authors":"V. Vashchenko, W. Kindt, M. ter Beek, P. Hopper","doi":"10.1109/EOSESD.2004.5272623","DOIUrl":null,"url":null,"abstract":"A dual-direction ESD protection approach is applied to the problem of 60 V tolerant on-chip protection of the thin film resistors in automotive application circuits realized in 5 V BiCMOS process. A novel method for increasing the breakdown voltage of a blocked N-isolation layer is proposed and validated using process and device numerical simulation followed by experimental measurements.","PeriodicalId":302866,"journal":{"name":"2004 Electrical Overstress/Electrostatic Discharge Symposium","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 Electrical Overstress/Electrostatic Discharge Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EOSESD.2004.5272623","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

A dual-direction ESD protection approach is applied to the problem of 60 V tolerant on-chip protection of the thin film resistors in automotive application circuits realized in 5 V BiCMOS process. A novel method for increasing the breakdown voltage of a blocked N-isolation layer is proposed and validated using process and device numerical simulation followed by experimental measurements.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在汽车应用的5V BiCMOS工艺中实现60V容限双向ESD保护
针对汽车应用电路中薄膜电阻器的60 V容限片上保护问题,提出了一种双向ESD保护方法。提出了一种提高阻塞n隔离层击穿电压的新方法,并通过工艺和器件数值模拟以及实验测量进行了验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Improved wafer-level VFTLP system and investigation of device turn-on effects Wire bonding tip study for extremely ESD sensitive devices Characterizing automated handling equipment using discharge current measurements Study of “hot spots” arising from non-homogeneity in the micro-structures of dissipative materials VF-TLP systems using TDT and TDRT for kelvin wafer measurements and package level testing
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1