Depletion-all-around in SOI G/sup 4/-FETs: a conduction mechanism with high performance

K. Akarvardar, S. Cristoloveanu, P. Gentil, B. Blalock, B. Dufrene, M. Mojarradi
{"title":"Depletion-all-around in SOI G/sup 4/-FETs: a conduction mechanism with high performance","authors":"K. Akarvardar, S. Cristoloveanu, P. Gentil, B. Blalock, B. Dufrene, M. Mojarradi","doi":"10.1109/ESSDER.2004.1356528","DOIUrl":null,"url":null,"abstract":"Only in 4-gate SOI transistors (G/sup 4/-FETs) can the channel be surrounded by depletion regions induced by independent vertical MOS gates and lateral JFET gates. The majority carriers flow in the film volume, far from interfaces and junctions. We show that inversion layers, formed at the front and back interface, enable the junction gates to have enhanced control on the volume channel. High performance is experimentally demonstrated in terms of transconductance, subthreshold swing and g/sub m//I/sub d/ ratio. The basic mechanism, which involves a specific 2D gate coupling, is explained with a simple analytical model and simulations.","PeriodicalId":287103,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDER.2004.1356528","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

Only in 4-gate SOI transistors (G/sup 4/-FETs) can the channel be surrounded by depletion regions induced by independent vertical MOS gates and lateral JFET gates. The majority carriers flow in the film volume, far from interfaces and junctions. We show that inversion layers, formed at the front and back interface, enable the junction gates to have enhanced control on the volume channel. High performance is experimentally demonstrated in terms of transconductance, subthreshold swing and g/sub m//I/sub d/ ratio. The basic mechanism, which involves a specific 2D gate coupling, is explained with a simple analytical model and simulations.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
SOI G/sup /- fet的全耗尽:一种高性能导通机制
只有在4栅极SOI晶体管(G/sup 4/- fet)中,通道才能被独立的垂直MOS栅极和横向JFET栅极诱导的耗尽区包围。大多数载流子在薄膜体积中流动,远离界面和结。我们表明,在前后界面形成的反转层,使结栅对体积通道具有增强的控制。在跨导、亚阈值摆动和g/sub - m//I/sub - d/比值方面,实验证明了高性能。基本机制,涉及一个特定的二维栅极耦合,解释了一个简单的分析模型和仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Bias stress in pentacene transistors measured by four probe transistor structures Interface passivation mechanisms in metal gated oxide capacitors Modeling of STI-induced stress phenomena in CMOS 90nm Flash technology A novel method for forming gate spacer and its effects on the W/WN/sub x//poly-Si gate stack Gate-capacitance extraction from RF C-V measurements [MOS device applications]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1