A VLSI system perspective for microprocessors beyond 90nm

Fourth International Symposium on Quality Electronic Design, 2003. Proceedings. Pub Date : 2003-03-24 DOI:10.1109/ISQED.2003.1194742

S. Borkar

引用次数: 1

Abstract

Microprocessor performance increased by five orders of magnitude in the last three decades. This was made possible by continued technology scaling, improving transistor performance to increase frequency, increasing integration capacity to realize complex architectures, and reducing energy consumed per logic operation to keep power dissipation within limit. The technology treadmill will continue to fulfill the microprocessor performance demand; however, with some adverse effects posing barriers. Therefore, performance at any cost will not be an option; significant improvements in efficiency of transistor utilization will be necessary. This paper will discuss potential solutions in all disciplines, such as microarchitecture, circuits, design technologies & methodologies, thermals, and power delivery to overcome these barriers in technologies beyond 100 nm.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

90nm以上微处理器的VLSI系统视角

在过去的三十年里，微处理器的性能提高了五个数量级。这是通过持续的技术扩展，提高晶体管性能以提高频率，增加集成能力以实现复杂的架构，以及降低每个逻辑运算的能量消耗以保持功耗在限制内而实现的。技术跑步机将继续满足微处理器的性能需求;然而，有一些不利影响构成障碍。因此，不计任何代价的性能将不是一个选项;晶体管利用效率的显著提高是必要的。本文将讨论所有学科的潜在解决方案，如微架构、电路、设计技术和方法、热学和功率传输，以克服100纳米以上技术中的这些障碍。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.

自引率

0.00%

发文量

期刊最新文献

Statistical modeling for circuit simulation Coupled simulation of circuit and piezoelectric laminates Addressing the IC designer's needs: integrated design software for faster, more economical chip design Benchmarks for interconnect parasitic resistance and capacitance Analysis of IR-drop scaling with implications for deep submicron P/G network designs