In-situ X-ray Characterization of IC Package Warpage at Elevated Temperatures

Oliver Albrecht, H. Wohlrabe, K. Meier, M. Oppermann, T. Zerna
{"title":"In-situ X-ray Characterization of IC Package Warpage at Elevated Temperatures","authors":"Oliver Albrecht, H. Wohlrabe, K. Meier, M. Oppermann, T. Zerna","doi":"10.1109/ESTC.2018.8546446","DOIUrl":null,"url":null,"abstract":"All integrated circuit (IC) packages types designed and buildup using different materials with at least little but partly very different thermal expansion coefficients. Under thermal loading, e.g. board assembly or field conditions, a deformation and shape change from the initial state often occur as warpage. During the board assembly, this warpage can cause failures such as open solder joints and/or shorts of solder joints. This warpage can be measured and quantified as co-planarity. Shadow moiré technique is an accepted and standardized measurement technique to do so. Beside the advantages of this measurement technique, there are also some disadvantages. A special preparation of the test objects is necessary - one has to flatten and to whiten the surface - and the maximum heating gradient is about 0.25 K/s in common equipment for a convection simulation. In this paper we will present a new approach to measure the warpage of IC packages using the in-situ X-ray inspection. Certain package types, such as ball grid arrays (BGA’s), are known to be more susceptible to component warpage. Hence, BGAs will be investigated for demonstration of the capability and limitations of this new in-situ measurement technique.","PeriodicalId":198238,"journal":{"name":"2018 7th Electronic System-Integration Technology Conference (ESTC)","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 7th Electronic System-Integration Technology Conference (ESTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESTC.2018.8546446","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

All integrated circuit (IC) packages types designed and buildup using different materials with at least little but partly very different thermal expansion coefficients. Under thermal loading, e.g. board assembly or field conditions, a deformation and shape change from the initial state often occur as warpage. During the board assembly, this warpage can cause failures such as open solder joints and/or shorts of solder joints. This warpage can be measured and quantified as co-planarity. Shadow moiré technique is an accepted and standardized measurement technique to do so. Beside the advantages of this measurement technique, there are also some disadvantages. A special preparation of the test objects is necessary - one has to flatten and to whiten the surface - and the maximum heating gradient is about 0.25 K/s in common equipment for a convection simulation. In this paper we will present a new approach to measure the warpage of IC packages using the in-situ X-ray inspection. Certain package types, such as ball grid arrays (BGA’s), are known to be more susceptible to component warpage. Hence, BGAs will be investigated for demonstration of the capability and limitations of this new in-situ measurement technique.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高温下IC封装翘曲的原位x射线表征
所有集成电路(IC)封装类型的设计和制造都使用不同的材料,热膨胀系数至少很小,但部分差异很大。在热载荷下,例如板装配或现场条件下,变形和形状变化从初始状态经常发生翘曲。在电路板组装过程中,这种翘曲会导致诸如打开焊点和/或焊点短路等故障。这种翘曲可以用共面性来测量和量化。阴影监控技术是一种公认的标准化测量技术。除了这种测量技术的优点之外,也有一些缺点。对测试对象进行特殊的准备是必要的——必须使表面变平和变白——在对流模拟的普通设备中,最大加热梯度约为0.25 K/s。在本文中,我们将提出一种使用原位x射线检测来测量IC封装翘曲的新方法。众所周知,某些封装类型,如球栅阵列(BGA),更容易受到元件翘曲的影响。因此,将对BGAs进行研究,以证明这种新的原位测量技术的能力和局限性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Wafer Level Through Polymer Optical Vias (TPOV) Enabling High Throughput of Optical Windows Manufacturing ESTC 2018 TOC Calculation of local solder temperature profiles in reflow ovens Numerical and statistical investigation of weld formation in a novel two-dimensional copper-copper bonding process Nonconchoidal Fracture in Power Electronics Substrates due to Delamination in Baseplate Solder Joints
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1