SimSoC: A SystemC TLM integrated ISS for full system simulation

C. Helmstetter, V. Joloboff
{"title":"SimSoC: A SystemC TLM integrated ISS for full system simulation","authors":"C. Helmstetter, V. Joloboff","doi":"10.1109/APCCAS.2008.4746381","DOIUrl":null,"url":null,"abstract":"The development of embedded systems requires the development of increasingly complex software and hardware platforms. Full system simulation makes it possible to run the exact binary embedded software including the operating system on a totally simulated hardware platform. Whereas most simulation environments do not support full system simulation, or do not use any hardware modeling techniques, or have combined different types of technology, SimSoC is developing a full system simulation architecture with an integrated approach relying only upon SystemC hardware modeling and transaction-level modeling abstractions (TLM) for communications. To simulate processors at reasonably high speed, SimSoC integrates instruction set simulators (ISS) as SystemC modules with TLM interfaces to the other platform components. The ISSpsilas use a variant approach of dynamic translation to run binary code. The dynamic translator uses pre-compiled code that consists of specialized functions for instruction execution, using partial evaluation techniques. It is generated by a configurable code generator, which makes it possible to tune the generated code to optimize simulation speed for the target software application.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"34","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2008.4746381","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 34

Abstract

The development of embedded systems requires the development of increasingly complex software and hardware platforms. Full system simulation makes it possible to run the exact binary embedded software including the operating system on a totally simulated hardware platform. Whereas most simulation environments do not support full system simulation, or do not use any hardware modeling techniques, or have combined different types of technology, SimSoC is developing a full system simulation architecture with an integrated approach relying only upon SystemC hardware modeling and transaction-level modeling abstractions (TLM) for communications. To simulate processors at reasonably high speed, SimSoC integrates instruction set simulators (ISS) as SystemC modules with TLM interfaces to the other platform components. The ISSpsilas use a variant approach of dynamic translation to run binary code. The dynamic translator uses pre-compiled code that consists of specialized functions for instruction execution, using partial evaluation techniques. It is generated by a configurable code generator, which makes it possible to tune the generated code to optimize simulation speed for the target software application.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
SimSoC:用于全系统仿真的SystemC TLM集成ISS
嵌入式系统的发展要求开发越来越复杂的软硬件平台。全系统仿真使得在完全仿真的硬件平台上运行包括操作系统在内的精确二进制嵌入式软件成为可能。鉴于大多数仿真环境不支持完整的系统仿真,或者不使用任何硬件建模技术,或者结合了不同类型的技术,SimSoC正在开发一个完整的系统仿真体系结构,其集成方法仅依赖于SystemC硬件建模和事务级建模抽象(TLM)进行通信。为了以相当高的速度模拟处理器,SimSoC将指令集模拟器(ISS)集成为SystemC模块,并与其他平台组件具有TLM接口。ISSpsilas使用动态转换的一种变体方法来运行二进制代码。动态翻译器使用预先编译的代码,这些代码由指令执行的专用函数组成,使用部分求值技术。它是由一个可配置的代码生成器生成的,这使得调整生成的代码以优化目标软件应用程序的模拟速度成为可能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Hardware development for pervasive healthcare systems: Current status and future directions A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications A 0.6-V 1.8-μW automatic gain control circuit for digital hearing aid High throughput 32-bit AES implementation in FPGA Unknown response masking with minimized observable response loss and mask data
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1