Gate-leakage estimation and minimization in CMOS combinatorial circuits

Abstract

This work presents a methodology for estimating and minimizing the total amount of gate-tunneling current in CMOS combinatorial circuits. We take advantage of the state-dependency exhibited by the gate-leakage and use signal probabilities to optimize internal circuit interconnections. Results are given for a number of ISCAS-85 benchmark circuits.