Progress in DSP design automation

S.G. Smith, R. Morgan, J. Payne
{"title":"Progress in DSP design automation","authors":"S.G. Smith, R. Morgan, J. Payne","doi":"10.1109/EASIC.1990.207952","DOIUrl":null,"url":null,"abstract":"Although digital signal processing is emerging as a major technological applications area, one has yet to witness the flourish of integrated-circuit design automation techniques which accompanied the recent boom in the computer industry. A potential catalyst to bring this about is the nascent field of high-level synthesis, which promises to furnish conventional datapath architectures with the power of parallelism and pipelining. This paper reports progress in a high-level IC design tool intended specifically for DSP users, now more than one year in development. While parallelism and pipelining are naturally exploited, novel use is made of synthesis techniques at bit-level, which brings both advantages and disadvantages in comparison to high-level synthesis. The approach is powerful and efficient in high-throughput, fixed-function applications.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"143 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Proceedings] EURO ASIC `90","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EASIC.1990.207952","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Although digital signal processing is emerging as a major technological applications area, one has yet to witness the flourish of integrated-circuit design automation techniques which accompanied the recent boom in the computer industry. A potential catalyst to bring this about is the nascent field of high-level synthesis, which promises to furnish conventional datapath architectures with the power of parallelism and pipelining. This paper reports progress in a high-level IC design tool intended specifically for DSP users, now more than one year in development. While parallelism and pipelining are naturally exploited, novel use is made of synthesis techniques at bit-level, which brings both advantages and disadvantages in comparison to high-level synthesis. The approach is powerful and efficient in high-throughput, fixed-function applications.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
DSP设计自动化的进展
虽然数字信号处理正在成为一个主要的技术应用领域,但人们还没有看到集成电路设计自动化技术的蓬勃发展,这伴随着最近计算机工业的繁荣。实现这一目标的潜在催化剂是新兴的高级综合领域,它有望为传统的数据路径架构提供并行和流水线的能力。本文报告了专为DSP用户设计的高级集成电路设计工具的进展,目前已经开发了一年多。虽然并行性和流水线是自然开发的,但在位级合成技术中有新的应用,与高级合成相比,它既有优点也有缺点。该方法在高吞吐量、固定功能的应用中是强大而高效的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Built-in self-test for generated blocks in an ASIC environment Automatic synthesis of mu programmed controllers Latch-up characterization of semicustom using ATE KIM 20: a symbolic RISC microprocessor for embedded advanced control Layout automation of CMOS analog building blocks with CADENCE
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1