Low voltage (1.2V) and high performance mobile DRAM device technology with dual poly-silicon gate using plasma nitrided gate oxide

S. Hong, B. Koo, T. Jeon, S. Hyun, Y. Shin, U. Chung, J. Moon
{"title":"Low voltage (1.2V) and high performance mobile DRAM device technology with dual poly-silicon gate using plasma nitrided gate oxide","authors":"S. Hong, B. Koo, T. Jeon, S. Hyun, Y. Shin, U. Chung, J. Moon","doi":"10.1109/ESSDER.2004.1356586","DOIUrl":null,"url":null,"abstract":"The plasma nitrided gate oxide process has been developed and applied for mobile DRAM with low operating voltage. As a result, we confirm that plasma nitrided gate oxide can block the boron penetration in DRAM, which has a higher thermal budget than other devices. The nitrogen bonding status and profile are investigated to check the change in transistor and gate oxide characteristics.","PeriodicalId":287103,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","volume":"235 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDER.2004.1356586","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The plasma nitrided gate oxide process has been developed and applied for mobile DRAM with low operating voltage. As a result, we confirm that plasma nitrided gate oxide can block the boron penetration in DRAM, which has a higher thermal budget than other devices. The nitrogen bonding status and profile are investigated to check the change in transistor and gate oxide characteristics.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
低电压(1.2V)和高性能移动DRAM器件技术与双多晶硅栅极采用等离子体氮化栅极氧化物
研究了等离子体氮化栅氧化工艺,并将其应用于低工作电压移动DRAM中。因此,我们证实了等离子体氮化栅极氧化物可以阻止硼在DRAM中的渗透,这比其他器件具有更高的热预算。研究了氮键的状态和分布,以检查晶体管和栅极氧化物特性的变化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Bias stress in pentacene transistors measured by four probe transistor structures Interface passivation mechanisms in metal gated oxide capacitors Modeling of STI-induced stress phenomena in CMOS 90nm Flash technology A novel method for forming gate spacer and its effects on the W/WN/sub x//poly-Si gate stack Gate-capacitance extraction from RF C-V measurements [MOS device applications]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1