A Method for Evaluating Stieltjes Integrals on the Analog Computer

T. Anderson
{"title":"A Method for Evaluating Stieltjes Integrals on the Analog Computer","authors":"T. Anderson","doi":"10.1109/TEC.1962.5219395","DOIUrl":null,"url":null,"abstract":"A technique for performing Stieltjes integration on an analog computer is developed. The particular class of integrator functions considered consists of those functions of bounded variation with a finite number of jump discontinuities. The desired results are achieved through the use of analog logic and memory circuits and an example given showing an application of the method.","PeriodicalId":177496,"journal":{"name":"IRE Trans. Electron. Comput.","volume":"236 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1962-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IRE Trans. Electron. Comput.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEC.1962.5219395","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A technique for performing Stieltjes integration on an analog computer is developed. The particular class of integrator functions considered consists of those functions of bounded variation with a finite number of jump discontinuities. The desired results are achieved through the use of analog logic and memory circuits and an example given showing an application of the method.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种在模拟计算机上求Stieltjes积分的方法
提出了一种在模拟计算机上进行Stieltjes积分的方法。所考虑的一类特殊的积分器函数是由具有有限个跳跃不连续点的有界变分函数组成的。通过使用模拟逻辑和存储电路实现了期望的结果,并给出了显示该方法应用的示例。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Electronic Generator of Random Numbers Real-Time Computation and Recursive Functions Not Real-Time Computable A Transistor Flip-Flop Full Binary Adder Bias-Controlled Tunnel-Pair Logic Circuits Analog-To-Digital Converter Utilizing an Esaki Diode Stack
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1