A State Assignment Method to Improve Transition Fault Coverage for Controllers

Masayoshi Yoshimura, Yukihiko Takeuchi, Hiroshi Yamazaki, Toshinori Hosokawa
{"title":"A State Assignment Method to Improve Transition Fault Coverage for Controllers","authors":"Masayoshi Yoshimura, Yukihiko Takeuchi, Hiroshi Yamazaki, Toshinori Hosokawa","doi":"10.1109/DFT.2019.8875322","DOIUrl":null,"url":null,"abstract":"Recently, it is indispensable to test in transition fault model due to timing defects increase along with complication and high speed of VLSI. However, the transition fault coverage tends to be lower than the stuck-at fault coverage due to untestable faults caused by the circuit structure. Low transition fault coverage may not be able to detect potential timing defects. Therefore, it is important to design-for-testability (DFT) to improve transition fault coverage. In this paper, we show that transition fault coverages depend on state assignment to a controller in RTL netlists. We propose a QDT value which is an evaluation index on transition fault coverage for state assignment. Experimental results show that state assignment with high evaluation index has high transition fault coverages.","PeriodicalId":415648,"journal":{"name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","volume":"84 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2019.8875322","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Recently, it is indispensable to test in transition fault model due to timing defects increase along with complication and high speed of VLSI. However, the transition fault coverage tends to be lower than the stuck-at fault coverage due to untestable faults caused by the circuit structure. Low transition fault coverage may not be able to detect potential timing defects. Therefore, it is important to design-for-testability (DFT) to improve transition fault coverage. In this paper, we show that transition fault coverages depend on state assignment to a controller in RTL netlists. We propose a QDT value which is an evaluation index on transition fault coverage for state assignment. Experimental results show that state assignment with high evaluation index has high transition fault coverages.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种提高控制器过渡故障覆盖率的状态分配方法
近年来,随着超大规模集成电路的复杂性和高速发展,时序缺陷不断增加,对过渡故障模型进行测试已成为必不可少的工作。然而,由于电路结构引起的不可测试故障,过渡故障覆盖率往往低于卡滞故障覆盖率。低转换故障覆盖率可能无法检测潜在的时序缺陷。因此,采用可测试性设计(DFT)来提高转换故障覆盖率是非常重要的。在本文中,我们证明了在RTL网络列表中,转换故障覆盖依赖于对控制器的状态分配。我们提出了一个QDT值作为状态分配中过渡故障覆盖率的评价指标。实验结果表明,评价指标高的状态分配具有较高的过渡断层覆盖率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Rebooting Computing: The Challenges for Test and Reliability A Comprehensive Evaluation of the Effects of Input Data on the Resilience of GPU Applications On the Criticality of Caches in Fault-Tolerant Processors for Space On-line Testing for Autonomous Systems driven by RISC-V Processor Design Verification Understanding of GPU Architectural Vulnerability for Deep Learning Workloads
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1