A 94GHz differential power amplifier in 45nm LP CMOS

N. Deferm, J. Osorio, A. de Graauw, P. Reynaert
{"title":"A 94GHz differential power amplifier in 45nm LP CMOS","authors":"N. Deferm, J. Osorio, A. de Graauw, P. Reynaert","doi":"10.1109/RFIC.2011.5940685","DOIUrl":null,"url":null,"abstract":"This paper presents a 94GHz 4-stage differential transformer-coupled power amplifier with capacitive neutralization. The use of transformers results in excellent common mode isolation between the different stages while providing a good impedance match. The neutralized differential pairs guarantee differential stability. The PA was designed in a 45nm LP CMOS technology. An output 1dB compression point of +4dBm and a gain of 18dB was measured. The total chip area is 0.43mm2 and the active part consumes only 0.07mm2. The 3dB bandwidth is 14GHz. Power consumption is 120mW from a 1V supply, resulting in a peak PAE of 4.6%.","PeriodicalId":448165,"journal":{"name":"2011 IEEE Radio Frequency Integrated Circuits Symposium","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-06-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Radio Frequency Integrated Circuits Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2011.5940685","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

Abstract

This paper presents a 94GHz 4-stage differential transformer-coupled power amplifier with capacitive neutralization. The use of transformers results in excellent common mode isolation between the different stages while providing a good impedance match. The neutralized differential pairs guarantee differential stability. The PA was designed in a 45nm LP CMOS technology. An output 1dB compression point of +4dBm and a gain of 18dB was measured. The total chip area is 0.43mm2 and the active part consumes only 0.07mm2. The 3dB bandwidth is 14GHz. Power consumption is 120mW from a 1V supply, resulting in a peak PAE of 4.6%.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
94GHz差分功率放大器,45nm LP CMOS
介绍了一种带电容中和的94GHz 4级差动变压器耦合功率放大器。变压器的使用在不同级之间实现了出色的共模隔离,同时提供了良好的阻抗匹配。中和的差分对保证了差分的稳定性。该放大器采用45nm LP CMOS技术设计。测量到输出1dB压缩点为+4dBm,增益为18dB。总芯片面积为0.43mm2,有源部分仅消耗0.07mm2。3dB带宽为14GHz。1V电源的功耗为120mW,峰值PAE为4.6%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Differential source-pull on the WCDMA receiver A V-band Voltage Controlled Oscillator with greater than 18GHz of continuous tuning-range based on orthogonal E mode and H mode control High efficiency envelope tracking power amplifier with very low quiescent power for 20 MHz LTE A 220GHz subharmonic receiver front end in a SiGe HBT technology Single-chip multi-band SAW-less LTE WCDMA and EGPRS CMOS receiver with diversity
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1