Automated Generation and Orchestration of Stream Processing Pipelines on FPGAs

Kaspar Mätas, Kristiyan Manev, Joseph Powell, Dirk Koch
{"title":"Automated Generation and Orchestration of Stream Processing Pipelines on FPGAs","authors":"Kaspar Mätas, Kristiyan Manev, Joseph Powell, Dirk Koch","doi":"10.1109/ICFPT56656.2022.9974596","DOIUrl":null,"url":null,"abstract":"FPGAs have demonstrated substantial performance and energy efficiency advantages for workloads that fit a stream processing model with direct module-to-module communication. However, when the dataflow processing system is required to adapt to runtime conditions, current static acceleration solutions are limited. To better use FPGAs in dynamic scenarios, this paper proposes using partial reconfiguration to stitch together different physically implemented operator modules on-the-fly. Rather than using designated module slots, our system places all modules and routing wires into a shared region with more placement options to minimize fragmentation. Furthermore, we use a module library that provides different resource and performance trade-offs for faster execution while considering the configuration cost. Our system finds the optimal set of modules while scheduling multiple acceleration requests and managing all constraints transparently to the end-user. We demonstrate that the middleware is fast enough to compose accelerator pipelines at runtime with end-to- end execution times equal to hand-crafted static systems when processing small datasets. For large datasets, we found up to 7.2 x faster execution over static systems when using our runtime methods. We exemplified our approach for database acceleration, where the whole dynamic FPGA acceleration is inferred by directly executing SQL queries.","PeriodicalId":239314,"journal":{"name":"2022 International Conference on Field-Programmable Technology (ICFPT)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 International Conference on Field-Programmable Technology (ICFPT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICFPT56656.2022.9974596","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

FPGAs have demonstrated substantial performance and energy efficiency advantages for workloads that fit a stream processing model with direct module-to-module communication. However, when the dataflow processing system is required to adapt to runtime conditions, current static acceleration solutions are limited. To better use FPGAs in dynamic scenarios, this paper proposes using partial reconfiguration to stitch together different physically implemented operator modules on-the-fly. Rather than using designated module slots, our system places all modules and routing wires into a shared region with more placement options to minimize fragmentation. Furthermore, we use a module library that provides different resource and performance trade-offs for faster execution while considering the configuration cost. Our system finds the optimal set of modules while scheduling multiple acceleration requests and managing all constraints transparently to the end-user. We demonstrate that the middleware is fast enough to compose accelerator pipelines at runtime with end-to- end execution times equal to hand-crafted static systems when processing small datasets. For large datasets, we found up to 7.2 x faster execution over static systems when using our runtime methods. We exemplified our approach for database acceleration, where the whole dynamic FPGA acceleration is inferred by directly executing SQL queries.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
fpga上流处理管道的自动生成和编排
fpga在满足流处理模型和直接模块对模块通信的工作负载方面具有显著的性能和能效优势。然而,当数据流处理系统需要适应运行条件时,现有的静态加速解决方案是有限的。为了更好地在动态场景中使用fpga,本文建议使用部分重构将不同的物理实现的操作符模块拼接在一起。我们的系统不是使用指定的模块插槽,而是将所有模块和路由线放置在一个共享区域,有更多的放置选择,以最大限度地减少碎片。此外,我们使用了一个模块库,该模块库在考虑配置成本的同时提供了不同的资源和性能权衡,以实现更快的执行。我们的系统在调度多个加速请求和对最终用户透明地管理所有约束的同时,找到最优的模块集。我们证明了中间件足够快,可以在运行时组成加速器管道,在处理小数据集时,端到端执行时间等于手工制作的静态系统。对于大型数据集,我们发现在使用我们的运行时方法时,执行速度比静态系统快7.2倍。我们举例说明了我们的数据库加速方法,其中整个动态FPGA加速是通过直接执行SQL查询推断出来的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Hardware-Efficient FPGA-Based Approximate Multipliers for Error-Tolerant Computing FPT 22 on Site Proceedings The Impact of Hardware Folding on Dependability in Spaceborne FPGA-based Neural Networks Cloning the Unclonable: Physically Cloning an FPGA Ring-Oscillator PUF A Markovian Approach for Detecting Failures in the Xilinx SEM core
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1