36 GHz dual-modulus prescaler in SiGe bipolar technology

H. Knapp, M. Wurzer, J. Bock, T. Meister, G. Ritzberger, K. Aufinger
{"title":"36 GHz dual-modulus prescaler in SiGe bipolar technology","authors":"H. Knapp, M. Wurzer, J. Bock, T. Meister, G. Ritzberger, K. Aufinger","doi":"10.1109/RFIC.2002.1012040","DOIUrl":null,"url":null,"abstract":"Presents a dual-modulus prescaler with divide ratios of 256 and 257. The circuit uses static divider stages and differential current-mode logic. AND-gates are merged with flip-flops to achieve high operating frequencies at low power consumption. The prescaler operates with input frequencies ranging from below 1 GHz up to 36.4 GHz. It consumes 34.2 mA from a 3 V supply. The circuit is manufactured in a 0.4 /spl mu/m SiGe bipolar technology.","PeriodicalId":299621,"journal":{"name":"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)","volume":"45 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"21","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2002.1012040","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 21

Abstract

Presents a dual-modulus prescaler with divide ratios of 256 and 257. The circuit uses static divider stages and differential current-mode logic. AND-gates are merged with flip-flops to achieve high operating frequencies at low power consumption. The prescaler operates with input frequencies ranging from below 1 GHz up to 36.4 GHz. It consumes 34.2 mA from a 3 V supply. The circuit is manufactured in a 0.4 /spl mu/m SiGe bipolar technology.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
SiGe双极技术中的36ghz双模预量器
提出了一种除比为256和257的双模预分频器。该电路采用静态分频级和差分电流模式逻辑。与门与触发器合并,以实现低功耗下的高工作频率。该预分频器的输入频率范围从低于1ghz到36.4 GHz。它从3v电源消耗34.2 mA。该电路采用0.4 /spl mu/m SiGe双极技术制造。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A highly integrated 0.25 /spl mu/m BiCMOS chipset for 3G UMTS/WCDMA handset RF sub-system Modeling of passive elements with ASITIC A 2V, 2.3/4.6 GHz dual-band CMOS frequency synthesizer A 3-33 GHz PHEMT MMIC distributed drain mixer A 37/spl sim/50 GHz InP HBT VCO IC for OC-768 fiber optic communication applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1