Compiler Assisted Dynamic Scheduling for Multicore Processors

D. Kiran, B. Radheshyam, S. Gurunarayanan, J. P. Misra
{"title":"Compiler Assisted Dynamic Scheduling for Multicore Processors","authors":"D. Kiran, B. Radheshyam, S. Gurunarayanan, J. P. Misra","doi":"10.1109/PACC.2011.5978903","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a dynamic and efficient compiler based scheduling algorithm for multicore processors.Here, scheduler takes sub-blocks of a basic block which can be executed independently and maps these sub-blocks on to multiple cores to achieve less execution time. Instructions inside the sub-blocks are in Static-Single Assignment (SSA) form and have only true dependency, but all sub-blocks are disjoint. Scheduler is dynamic because, before mapping subblocks on to cores it checks the register requirement and cycles required for execution of each block and merges the sub-blocks if required which will lead to many outshoots. Despite having a number of new features, this algorithm has admissible time complexity, is economical in terms of the number of core used and is suitable for a wide range of graph structures.","PeriodicalId":403612,"journal":{"name":"2011 International Conference on Process Automation, Control and Computing","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-07-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 International Conference on Process Automation, Control and Computing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PACC.2011.5978903","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

In this paper, we propose a dynamic and efficient compiler based scheduling algorithm for multicore processors.Here, scheduler takes sub-blocks of a basic block which can be executed independently and maps these sub-blocks on to multiple cores to achieve less execution time. Instructions inside the sub-blocks are in Static-Single Assignment (SSA) form and have only true dependency, but all sub-blocks are disjoint. Scheduler is dynamic because, before mapping subblocks on to cores it checks the register requirement and cycles required for execution of each block and merges the sub-blocks if required which will lead to many outshoots. Despite having a number of new features, this algorithm has admissible time complexity, is economical in terms of the number of core used and is suitable for a wide range of graph structures.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多核处理器的编译器辅助动态调度
本文提出了一种基于编译器的动态高效多核处理器调度算法。这里,调度器将子块的基本块可以独立执行,这些子块映射到多个核心实现减少执行时间。子块中的指令采用静态单赋值(SSA)形式,并且只有真正的依赖关系,但是所有子块都是不相交的。调度器是动态的,因为在将子块映射到内核之前,它会检查每个块执行所需的寄存器需求和周期,并在需要时合并子块,这将导致许多出射。尽管有许多新的特征,但该算法具有可接受的时间复杂度,在使用的核心数量方面是经济的,并且适用于广泛的图结构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Neural Network Soft Sensor Application in Cement Industry: Prediction of Clinker Quality Parameters Grid Based Security Framework for Online Trading An Advanced FACTS Controller for Power Flow Management in Transmission System Using IPFC Distributed Fault Diagnosis in Wireless Sensor Networks Automatic Control of Ash Extraction for a Wood Gasifier Using Fuzzy Controller
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1