A 0.9V 3rd-order single-OPAMP analog filter in 28nm CMOS-bulk

M. Matteis, A. Donno, Stefano Marinaci, S. D’Amico, A. Baschirotto
{"title":"A 0.9V 3rd-order single-OPAMP analog filter in 28nm CMOS-bulk","authors":"M. Matteis, A. Donno, Stefano Marinaci, S. D’Amico, A. Baschirotto","doi":"10.1109/IWASI.2017.7974237","DOIUrl":null,"url":null,"abstract":"A 3rd-order 132MHz cut-off frequency low-pass filter in 28nm CMOS-bulk technology is presented. Challenges related to the design of analog circuits in 28nm CMOS-bulk process node have been faced and mitigated operating at both architecture and circuit design level. The filter is based on an improved Active-gm-RC structure, where both poles of a Miller-compensated Opamp have been used for synthesizing the 3rd order filter transfer function. The proposed circuit solution enables high linearity (IIP3=11.5dBm at 21&22MHz input tones) even if the supply voltage is limited to 0.9V. Moreover, the power consumption is kept as low as 340μ\\ν without that the Signal-to-Noise ratio (60dB) is penalized. The achieved Figure-of-Merit is 164dB resulting the highest with respect to the state-of-the-art.","PeriodicalId":332606,"journal":{"name":"2017 7th IEEE International Workshop on Advances in Sensors and Interfaces (IWASI)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 7th IEEE International Workshop on Advances in Sensors and Interfaces (IWASI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWASI.2017.7974237","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A 3rd-order 132MHz cut-off frequency low-pass filter in 28nm CMOS-bulk technology is presented. Challenges related to the design of analog circuits in 28nm CMOS-bulk process node have been faced and mitigated operating at both architecture and circuit design level. The filter is based on an improved Active-gm-RC structure, where both poles of a Miller-compensated Opamp have been used for synthesizing the 3rd order filter transfer function. The proposed circuit solution enables high linearity (IIP3=11.5dBm at 21&22MHz input tones) even if the supply voltage is limited to 0.9V. Moreover, the power consumption is kept as low as 340μ\ν without that the Signal-to-Noise ratio (60dB) is penalized. The achieved Figure-of-Merit is 164dB resulting the highest with respect to the state-of-the-art.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种采用28nm cmos芯片的0.9V三阶单opamp模拟滤波器
提出了一种基于28nm cmos本体技术的三阶132MHz截止频率低通滤波器。28nm cmos体制程节点模拟电路设计的挑战已经在架构和电路设计层面面临并得到缓解。该滤波器基于改进的有源-gm- rc结构,其中米勒补偿的Opamp的两个极点用于合成三阶滤波器传递函数。所提出的电路解决方案即使在电源电压限制为0.9V的情况下也能实现高线性度(在21和22mhz输入音调下IIP3=11.5dBm)。此外,功耗保持在低至340μ\ν,而不影响信噪比(60dB)。达到的性能因数为164dB,在最先进的技术中排名最高。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of a multi-lead ECG wearable sensor system for biomedical applications Flexible pressure and proximity sensor surfaces manufactured with organic materials Activation of bottom-up and top-down auditory pathways by US sensors based interface Multiscale Granger causality analysis by à trous wavelet transform Autonomous vehicles: A playground for sensors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1